Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID8th ESTImedia 2010: Scottsdale, AZ, USA
- 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, ESTIMedia 2010, 28-29 October 2010, Scottsdale, AZ, USA. IEEE Computer Society 2010, ISBN 978-1-4244-9086-8
- Naehyuck Chang, Jörg Henkel, Andy D. Pimentel, Petru Eles:
Message from the chairs.
Keynotes
- Nat Seshan:
Adoptability as a key success factor for media architectures. - Kazutoshi Wakabayashi:
Real-time multimedia with C compiler for Hardware.
Software Optimization Techniques
- Marco D. Santambrogio
, Vincenzo Rana, Ivan Beretta, Donatella Sciuto:
Operating system runtime management of partially dynamically reconfigurable embedded systems. 1-10 - Mohamed Benazouz, Olivier Marchetti, Alix Munier Kordon, Thierry Michel:
A new method for minimizing buffer sizes for Cyclo-Static Dataflow graphs. 11-20 - Dmitry Nadezhkin, Hristo Nikolov, Todor P. Stefanov:
Translating affine nested-loop programs with dynamic loop bounds into Polyhedral Process Networks. 21-30 - Viacheslav Izosimov, Petru Eles, Zebo Peng:
Value-based scheduling of distributed fault-tolerant real-time systems with soft and hard timing constraints. 31-40
Multiprocessors and Architecture
- Zai Jian Jia, Andy D. Pimentel, Mark Thompson, Tomás Bautista, Antonio Núñez:
NASA: A generic infrastructure for system-level MP-SoC design space exploration. 41-50 - Andrew Nelson, Andreas Hansson, Henk Corporaal, Kees Goossens:
Conservative application-level performance analysis through simulation of MPSoCs. 51-60 - Eunjin Jeong, Hae-woo Park, Soonhoi Ha, Hyunok Oh:
Task-level timed-functional simulation for multi-core embedded systems. 61-70
Power and Performance Optimization
- John Robert Wernsing, Greg Stitt:
A scalable performance prediction heuristic for implementation planning on heterogeneous systems. 71-80 - Minseok Song, Wanhyung Ryu, Jeong Seop Sim:
Reducing disk power consumption in portable media players. 81-89 - Kiarash Amiri, Amin Khajeh, Ahmed M. Eltawil, Fadi J. Kurdahi:
Process variation aware transcoding for low power H.264 decoding. 90-96
Applications and Design Methodologies
- Sjoerd Meijer, Hristo Nikolov, Todor P. Stefanov:
Combining process splitting and merging transformations for Polyhedral Process Networks. 97-106 - Giuseppe Baruffa, Federico Fiorucci, Fabrizio Frescura, Paolo Micanti, Ludovico Verducci, Barbara Villarini:
A reprogrammable computing platform for JPEG 2000 and H.264 SHD video coding. 107-113 - Ittetsu Taniguchi, Ayataka Kobayashi, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai:
Two-stage configurable decoder model for multiple forward error correction standards. 114-120 - Andreas Heinig, Michael Engel, Florian Schmoll, Peter Marwedel:
Improving transient memory fault resilience of an H.264 decoder. 121-130
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-15 20:32 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
