Sai Phaneendra P.

◀ ▶ joint publications with M. Venkata Swamy Nayudu

> Home > Persons > Sai Phaneendra P.

Publications

2012
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/VudadhaMNPAVMS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/VudadhaMNPAVMS12
Chetan Vudadha, Goutham Makkena, M. Venkata Swamy Nayudu, P. Sai Phaneendra, Syed Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, M. B. Srinivas:
Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs. VLSI Design 2012: 280-285

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.