BibTeX record conf/lctrts/AbouGhazalehFRXLCMM07

• > Home > conf/lctrts/AbouGhazalehFRXLCMM07

@inproceedings{DBLP:conf/lctrts/AbouGhazalehFRXLCMM07,
  author       = {Nevine AbouGhazaleh and
                  Alexandre Peixoto Ferreira and
                  Cosmin Rusu and
                  Ruibin Xu and
                  Frank Liberato and
                  Bruce R. Childers and
                  Daniel Moss{\'{e}} and
                  Rami G. Melhem},
  editor       = {Santosh Pande and
                  Zhiyuan Li},
  title        = {Integrated {CPU} and l2 cache voltage scaling using machine learning},
  booktitle    = {Proceedings of the 2007 {ACM} {SIGPLAN/SIGBED} Conference on Languages,
                  Compilers, and Tools for Embedded Systems (LCTES'07), San Diego, California,
                  USA, June 13-15, 2007},
  pages        = {41--50},
  publisher    = {{ACM}},
  year         = {2007},
  url          = {https://doi.org/10.1145/1254766.1254773},
  doi          = {10.1145/1254766.1254773},
  timestamp    = {Sun, 02 Oct 2022 16:11:14 +0200},
  biburl       = {https://dblp.org/rec/conf/lctrts/AbouGhazalehFRXLCMM07.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}