"Scalable sequence-constrained retention register minimization in power ..."

Ting-Wei Chiang et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2744769.2744905

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ChiangCLJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChiangCLJ15
Ting-Wei Chiang, Kai-Hui Chang, Yen-Ting Liu, Jie-Hong R. Jiang:
Scalable sequence-constrained retention register minimization in power gating design. DAC 2015: 130:1-130:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.