"Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling."

Florentin Dartu, Lawrence T. Pileggi (1997)

> Home

Details and statistics

DOI: 10.1145/266021.266033

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/DartuP97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/DartuP97
Florentin Dartu, Lawrence T. Pileggi:
Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling. DAC 1997: 46-51

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.