"Circuit-wise buffer insertion and gate sizing algorithm with scalability."

Zhanyuan Jiang, Weiping Shi (2008)

> Home

Details and statistics

DOI: 10.1145/1391469.1391652

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/JiangS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JiangS08
Zhanyuan Jiang, Weiping Shi:
Circuit-wise buffer insertion and gate sizing algorithm with scalability. DAC 2008: 708-713

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.