"CACTI-FinFET: an integrated delay and power modeling framework for ..."

Chun-Yi Lee, Niraj K. Jha (2011)

> Home

Details and statistics

DOI: 10.1145/2024724.2024918

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/LeeJ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LeeJ11
Chun-Yi Lee, Niraj K. Jha:
CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations. DAC 2011: 866-871

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.