"A layout system for the random logic portion of MOS LSI."

Isao Shirakawa et al. (1980)

Details and statistics

DOI: 10.1145/800139.804517

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.