"A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs."

José Luis Rosselló et al. (2005)

Details and statistics

DOI: 10.1109/DATE.2005.12

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.