"A clock-gating based capture power droop reduction methodology for ..."

Bo Yang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/DATE.2011.5763042

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/YangSSL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/YangSSL11
Bo Yang, Amit Sanghani, Shantanu Sarangi, Chunsheng Liu:
A clock-gating based capture power droop reduction methodology for at-speed scan testing. DATE 2011: 197-203

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.