"Low-voltage on-chip cache architecture using heterogeneous cell sizes for ..."

Hamid Reza Ghasemi, Stark C. Draper, Nam Sung Kim (2011)

> Home

Details and statistics

DOI: 10.1109/HPCA.2011.5749715

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/hpca/GhasemiDK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/GhasemiDK11
Hamid Reza Ghasemi, Stark C. Draper, Nam Sung Kim:
Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors. HPCA 2011: 38-49

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.