Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAICAS 2020: Genova, Italy
- 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020, Genova, Italy, August 31 - September 2, 2020. IEEE 2020, ISBN 978-1-7281-4922-6
- Wenshuo Li, Guangjun Ge, Kaiyuan Guo, Xiaoming Chen, Qi Wei, Zhen Gao, Yu Wang, Huazhong Yang:
Soft Error Mitigation for Deep Convolution Neural Network on FPGA Accelerators. 1-5 - Orlando Moreira, Amirreza Yousefzadeh, Fabian Chersi, Ajay Kapoor, Rik-Jan Zwartenkot, Peng Qiao, Gokturk Cinserin, Mina A. Khoei, Menno Lindwer, Jonathan Tapson:
NeuronFlow: A Hybrid Neuromorphic - Dataflow Processor Architecture for AI Workloads. 1-5 - George Plastiras, Shahid Siddiqui, Christos Kyrkou
, Theocharis Theocharides:
Efficient Embedded Deep Neural-Network-based Object Detection Via Joint Quantization and Tiling. 6-10 - Shuhang Zhang, Grace Li Zhang, Bing Li, Hai Helen Li, Ulf Schlichtmann:
Lifetime Enhancement for RRAM-based Computing-In-Memory Engine Considering Aging and Thermal Effects. 11-15 - Jiwoong Choi, Dayoung Chun, Hyuk-Jae Lee, Hyun Kim:
Uncertainty-based Object Detector for Autonomous Driving Embedded Platforms. 16-20 - Shiwei Liu, Haozhe Zhu, Chixiao Chen, Lihua Zhang, C.-J. Richard Shi:
XNORAM: An Efficient Computing-in-Memory Architecture for Binary Convolutional Neural Networks with Flexible Dataflow Mapping. 21-25 - Zhong Sun, Giacomo Pedretti, Elia Ambrosi, Alessandro Bricalli, Daniele Ielmini:
In-memory PageRank using a Crosspoint Array of Resistive Switching Memory (RRAM) devices. 26-30 - Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan:
Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations. 31-35 - Aqeel Anwar, Arijit Raychowdhury, Ryan Hatcher, Titash Rakshit:
XBAROPT - Enabling Ultra-Pipelined, Novel STT MRAM Based Processing-in-Memory DNN Accelerator. 36-40 - Chang Gao, Antonio Rios-Navarro, Xi Chen, Tobi Delbrück, Shih-Chii Liu:
EdgeDRNN: Enabling Low-latency Recurrent Neural Network Edge Inference. 41-45 - Hsin-I Wu, Da-Yi Guo, Hsu-Hsun Chin, Ren-Song Tsay:
A Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems. 46-49 - Pasquale Davide Schiavone, Davide Rossi, Yan Liu, Simone Benatti, Song Luan, Ian Williams, Luca Benini, Timothy G. Constandinou:
Neuro-PULP: A Paradigm Shift Towards Fully Programmable Platforms for Neural Interfaces. 50-54 - Benoit Larras, Antoine Frappé:
Distributed Clique-Based Neural Networks for Data Fusion at the Edge. 55-58 - Qingpeng Zhu, Jochen Triesch, Bertram E. Shi:
Retinal Slip Estimation and Object Tracking with an Active Event Camera. 59-63 - Lei Pan, François Christophe, Tommi Mikkonen, Zhu Li, Shuvra S. Bhattacharyya:
Simulating Spiking Neural Networks with Timed Dataflow Graphs. 64-68 - Yongqiang Ma, Elisa Donati, Badong Chen, Pengju Ren, Nanning Zheng, Giacomo Indiveri:
Neuromorphic Implementation of a Recurrent Neural Network for EMG Classification. 69-73 - Seungbum Baek, Jason Kamran Eshraghian, Wesley Thio, Yulia Sandamirskaya, Herbert H. C. Iu, Wei D. Lu:
A Real-Time Retinomorphic Simulator Using a Conductance-Based Discrete Neuronal Network. 79-83 - Matteo Cartiglia, Germain Haessig, Giacomo Indiveri:
An error-propagation spiking neural network compatible with neuromorphic processors. 84-88 - Jingyue Zhao, Elisa Donati, Giacomo Indiveri:
Neuromorphic Implementation of Spiking Relational Neural Network for Motor Control. 89-93 - Luis A. Camuñas-Mesa, Bernabé Linares-Barranco, Teresa Serrano-Gotarredona:
Implementation of a tunable spiking neuron for STDP with memristors in FDSOI 28nm. 94-98 - Eun-Je Park, Jong-Moon Choi, Do-Wan Kwon, Je-Joong Woo, Kee-Won Kwon:
A 35x10 Charge-Trap Synaptic Memory for 57xMatrix Recognition. 99-102 - Timo Oess, Maximilian P. R. Löhr, Christian Jarvers, Daniel Schmid, Heiko Neumann:
A Bio-Inspired Model of Sound Source Localization on Neuromorphic Hardware. 103-107 - Marco Monforte, Ander Arriandiaga, Arren Glover, Chiara Bartolozzi:
Exploiting Event Cameras for Spatio-Temporal Prediction of Fast-Changing Trajectories. 108-112 - Maximilian P. R. Löhr, Christian Jarvers, Heiko Neumann:
Complex Neuron Dynamics on the IBM TrueNorth Neurosynaptic System. 113-117 - Mikko Lehtimäki, Ippa Seppälä, Lassi Paunonen, Marja-Leena Linne:
Accelerated Simulation of a Neuronal Population via Mathematical Model Order Reduction. 118-122 - Hajar Asgari, Babak Mazloom-Nezhad Maybodi, Raphaela Kreiser, Yulia Sandamirskaya:
A Digital Multiplier-less Neuromorphic Model for Learning a Context-Dependent Task. 123-127 - Kenneth Michael Stewart, Garrick Orchard, Sumit Bam Shrestha, Emre Neftci:
Live Demonstration: On-chip Few-shot Learning with Surrogate Gradient Descent on a Neuromorphic Processor. 128 - Leo Miyashita, Masatoshi Ishikawa:
Wearable DPM System with Intelligent Imager and GPU. 129-130 - Seungbum Baek, Jason Kamran Eshraghian, Wesley Thio, Yulia Sandamirskaya, Herbert H. C. Iu, Wei D. Lu:
Live Demonstration: Video-to-Spike Conversion Using a Real-Time Retina Cell Network Simulator. 131 - Alpha Renner, Matthew Evanusa, Garrick Orchard, Yulia Sandamirskaya:
Event-Based Attention and Tracking on Neuromorphic Hardware. 132 - Ching-Hwa Cheng:
A Real-Time Robot-Arm Surgical Guiding System Development by Image-Tracking. 133 - Jonah Sengupta, Rajkumar Kubendran, Emre Neftci, Andreas G. Andreou:
High-Speed, Real-Time, Spike-Based Object Tracking and Path Prediction on Google Edge TPU. 134-135 - Axel Laborieux, Marc Bocquet, Tifenn Hirtzlin, Jacques-Olivier Klein, Liza Herrera Diez, Etienne Nowak, Elisa Vianello, Jean-Michel Portal, Damien Querlioz:
Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse. 136-140 - Xinxin Wang, Qiwen Wang, Fan-Hsuan Meng, Seung Hwan Lee, Wei D. Lu:
Deep Neural Network Mapping and Performance Analysis on Tiled RRAM Architecture. 141-144 - Amir Regev, Alessandro Bricalli, Giuseppe Piccolboni, Alexandre Valentian, Thomas Mesquida, Gabriel Molas, Jean-François Nodin:
Fully-Integrated Spiking Neural Network Using SiOx-Based RRAM as Synaptic Device. 145-148 - Stefano Ambrogio, Pritish Narayanan, Hsinyu Tsai, Charles Mackin, Katherine Spoon, An Chen, Andrea Fasoli, Alexander M. Friz, Geoffrey W. Burr:
Accelerating Deep Neural Networks with Analog Memory Devices. 149-152 - Antonino Faraone, Ricard Delgado-Gonzalo:
Convolutional-Recurrent Neural Networks on Low-Power Wearable Platforms for Cardiac Arrhythmia Detection. 153-157 - Mauro Mangia, Alex Marchioni, Luciano Prono, Fabio Pareschi, Riccardo Rovatti, Gianluca Setti:
Low-power ECG acquisition by Compressed Sensing with Deep Neural Oracles. 158-162 - Michael Hersche, Luca Benini, Abbas Rahimi:
Binary Models for Motor-Imagery Brain-Computer Interfaces: Sparse Random Projection and Binarized SVM. 163-167 - Luca Buonanno, Davide Di Vita, Adriano Minerva, Marco Carminati, Carlo Fiorini:
A SiPM-Based Directional Gamma-Ray Spectrometer With Embedded Machine Learning. 168-172 - Peng-Ren Lai, Jia-Shung Wang:
Multi-stage Attention Convolutional Neural Networks for HEVC In-Loop Filtering. 173-177 - Shu Wang, Yuhuang Hu, Javier Burgués, Santiago Marco, Shih-Chii Liu:
Prediction of Gas Concentration Using Gated Recurrent Neural Networks. 178-182 - Iulia-Alexandra Lungu, Yuhuang Hu, Shih-Chii Liu:
Multi-Resolution Siamese Networks for One-Shot Learning. 183-187 - Yi-Ta Chen, Yu-Chuan Chuang, An-Yeu Andy Wu:
Online Extreme Learning Machine Design for the Application of Federated Learning. 188-192 - Po-Wei Yen, Yu-Sheng Lin, Chia-Yang Chang, Shao-Yi Chien:
Real-time Super Resolution CNN Accelerator with Constant Kernel Size Winograd Convolution. 193-197 - Yi Lu, Yi-Lin Wu, Juinn-Dar Huang:
A Coarse-Grained Dual-Convolver Based CNN Accelerator with High Computing Resource Utilization. 198-202 - Reiya Kawamoto, Masakazu Taichi, Masaya Kabuto, Daisuke Watanabe, Shintaro Izumi, Masahiko Yoshimoto, Hiroshi Kawaguchi:
A 1.15-TOPS 6.57-TOPS/W DNN Processor for Multi-Scale Object Detection. 203-207 - Ashwin Sanjay Lele, Yan Fang, Justin Ting, Arijit Raychowdhury:
Learning to Walk: Spike Based Reinforcement Learning for Hexapod Robot Central Pattern Generation. 208-212 - Michele Mastella, Fabio Toso, Giuseppe Sciortino, Enrico Prati, Giorgio Ferrari:
Tunneling-based CMOS Floating Gate Synapse for Low Power Spike Timing Dependent Plasticity. 213-217 - Melika Payvand, Mohammed E. Fouda, Fadi J. Kurdahi, Ahmed M. Eltawil, Emre O. Neftci:
Error-triggered Three-Factor Learning Dynamics for Crossbar Arrays. 218-222 - Kenneth Michael Stewart, Garrick Orchard, Sumit Bam Shrestha, Emre Neftci:
On-chip Few-shot Learning with Surrogate Gradient Descent on a Neuromorphic Processor. 223-227 - Marcello Zanghieri, Simone Benatti, Francesco Conti, Alessio Burrello, Luca Benini:
Temporal Variability Analysis in sEMG Hand Grasp Recognition using Temporal Convolutional Networks. 228-232 - Matteo Grimaldi, Valentino Peluso, Andrea Calimera:
EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets. 233-237 - Yuting Wu, Bo Ding, Qi Xu, Song Chen:
Fault-Tolerant-Driven Clustering for Large Scale Neuromorphic Computing Systems. 238-242 - Vojtech Mrazek, Lukás Sekanina, Zdenek Vasícek:
Using Libraries of Approximate Circuits in Design of Hardware Accelerators of Deep Neural Networks. 243-247 - Jiun-Wei Yang, Peng-Ren Lai, Pin-Chieh Fu, Jia-Shung Wang:
Tradeoff between Parallel Efficiency and Coding Efficiency of HEVC: A Load Balancing Solution with Convolutional Neural Networks. 248-250 - Kazuki Onishi, Jaehoon Yu, Masanori Hashimoto:
Memory Efficient Training using Lookup-Table-based Quantization for Neural Network. 251-255 - Mina A. Khoei, Amirreza Yousefzadeh, Arash Pourtaherian, Orlando Moreira, Jonathan Tapson:
SpArNet: Sparse Asynchronous Neural Network execution for energy efficient inference. 256-260 - Luca Mocerino, Andrea Calimera:
TentacleNet: A Pseudo-Ensemble Template for Accurate Binary Convolutional Neural Networks. 261-265 - Yankun Xu, Jie Yang, Shiqi Zhao, Hemmings Wu, Mohamad Sawan:
An End-to-End Deep Learning Approach for Epileptic Seizure Prediction. 266-270 - Sébastien Henwood, François Leduc-Primeau, Yvon Savaria:
Layerwise Noise Maximisation to Train Low-Energy Deep Neural Networks. 271-275 - Edoardo Ragusa, Christian Gianoglio, Rodolfo Zunino, Paolo Gastaldo:
Improving the Robustness of Threshold-Based Single Hidden Layer Neural Networks via Regularization. 276-280 - Michael Hersche, Sara Sangalli, Luca Benini, Abbas Rahimi:
Evolvable Hyperdimensional Computing: Unsupervised Regeneration of Associative Memory to Recover Faulty Components. 281-285 - Iason Giannopoulos, Manuel Le Gallo, Vara Prasad Jonnalagadda, Evangelos Eleftheriou, Abu Sebastian:
Temperature Compensation Schemes for In-Memory Computing using Phase-Change Memory. 286-290 - Antonio De Vita, Danilo Pau, Claudio Parrella, Luigi Di Benedetto, Alfredo Rubino, Gian Domenico Licciardo:
Low-Power HWAccelerator for AI Edge-Computing in Human Activity Recognition Systems. 291-295 - Minah Lee, Mandovi Mukherjee, Priyabrata Saha, Mohammad Faisal Amir, Taesik Na, Saibal Mukhopadhyay:
Effect of Process Variations in Digital Pixel Circuits on the Accuracy of DNN based Smart Sensor. 296-300 - Mostafa Rizk, Ahmad Mroue, Mohammad Farran, Jamal Charara:
Real-Time SLAM Based on Image Stitching for Autonomous Navigation of UAVs in GNSS-Denied Regions. 301-304 - Daisuke Watanabe, Yuji Yano, Shintaro Izumi, Hiroshi Kawaguchi, Kiyoshi Takeuchi, Toshiro Hiramoto, Shoichi Iwai, Masami Murakata, Masahiko Yoshimoto:
An Architectural Study for Inference Coprocessor Core at the Edge in IoT Sensing. 305-309 - Sangheon Lee, Wontae Kim, Hyuk-Jae Lee, Kyujoong Lee:
Zero Block Caching for CNN Applications Running on a Vision DSP. 310-314 - Shaofei Yang, Longjun Liu, Baoting Li, Hongbin Sun, Nanning Zheng:
Exploiting Variable Precision Computation Array for Scalable Neural Network Accelerators. 315-319 - Chin-Yang Lo, Po-Tsang Huang, Wei Hwang:
Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs. 320-323 - Chun-Tse Lin, Shao-Yi Chien:
Hardware Feasibility Analysis of Spatial Propagation Algorithms. 324
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-15 20:33 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
