default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCODES+ISSS 2018: Torino, Italy
- Aviral Shrivastava, Sudeep Pasricha:
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2018, part of ESWEEK 2018, Torino, Italy, September 30 - October 5, 2018. IEEE / ACM 2018, ISBN 978-1-5386-5562-7 - Markus Miettinen, Ahmad-Reza Sadeghi:
Internet of things or threats?: on building trust in IoT (keynote). 1 - Selma Saidi, Sebastian Steinhorst
, Arne Hamann, Dirk Ziegenbein, Marko Wolf:
Future automotive systems design: research challenges and opportunities: special session. 2 - Mengquan Li, Weichen Liu, Lei Yang, Yiyuan Xie, Yaoyao Ye, Nan Guan:
Communication optimization for thermal reliable optical network-on-chip: work-in-progress. 3 - Stefano Spellini, Michele Lora, Sudipta Chattopadhyay, Franco Fummi:
Introducing assume-guarantee contracts for verifying robotic applications: work-in-progress. 4 - Jinyu Zhan, Junhuan Yang, Wei Jiang, Yixin Li:
Dynamic data management for automotive ECUs with hybrid RAM-NVM memory: work-in-progress. 5 - Thomas Haywood Dadzie, Jihye Kim, Hyunok Oh:
Secure non-volatile memory with scratch pad memory using dual encryption mode: work-in-progress. 6 - Minjun Seo, Roman Lysecky:
Runtime requirements monitoring for state-based hardware: work-in-progress. 7 - Sena Hounsinou, Aishwarya Vasu, Harini Ramaprasad:
Hardware implementation of a multi-mode-aware mixed-criticality scheduler: work-in-progress. 8 - Wei Jiang, Liugen Xiu, Jinyu Zhan, Ke Jiang:
Co-design of security-critical real-time systems to prevent fault injection attacks: work-in-progress. 9 - Yejia Di, Liang Shi, Congming Gao, Qiao Li, Chun Jason Xue:
Revisiting wear leveling design on compression applied 3D NAND flash memory: work-in-progress. 10 - Xue-Yang Zhu:
Equivalence of transformations of synchronous data flow graphs: work-in-progress. 11 - Manuele Rusci, Alessandro Capotondi, Francesco Conti, Luca Benini:
Quantized NNs as the definitive solution for inference on low-power ARM MCUs?: work-in-progress. 12 - Jan Henrik Weinstock, Robert Lajos Bücs, Florian Walbroel, Rainer Leupers, Gerd Ascheid:
AMVP - a high performance virtual platform using parallel systemC for multicore ARM architectures: work-in-progress. 13 - Lihui Jin, Chao Wang, Lei Gong, Chongchong Xu, Yahui Hu, Luchao Tan, Xuehai Zhou:
Furion: alleviating overheads for deep learning framework on single machine (work-in-progress). 14 - Kai Neubauer, Christian Haubelt, Philipp Wanko, Torsten Schaub:
On leveraging approximations for exact system-level design space exploration: work-in-progress. 15 - Jian Fang, Jianyu Chen, Zaid Al-Ars, H. Peter Hofstee, Jan Hidders:
A high-bandwidth snappy decompressor in reconfigurable logic: work-in-progress. 16 - Xuan Wang, Chao Wang, Xuehai Zhou:
WinoNN: optimising FPGA-based neural network accelerators using fast winograd algorithm (work-in-progress). 17 - Hongfei Wang, Jianwen Li, Kun He, Wenjie Cai:
Hierarchical ensemble learning for resource-aware FPGA computing: work-in-progress. 18 - Kang Yang, Rui Wang, Yu Jiang, Chenxia Luo, Yong Guan, Xiaojuan Li, Zhiping Shi:
Enhanced resilient sensor attack detection using fusion interval and measurement history. 19 - Taimour Wehbe, Vincent John Mooney, David C. Keezer:
A chip-level security framework for assessing sensor data integrity: work-in-progress. 20
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-23 00:31 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
