default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID56th DAC 2019: Las Vegas, NV, USA
- Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019. ACM 2019, ISBN 978-1-4503-6725-7
- Liang Feng, Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang:
LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms. 1 - Hsuan Hsiao, Jason Helge Anderson:
Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis. 2 - Junnan Shan, Mario R. Casu
, Jordi Cortadella, Luciano Lavagno, Mihai T. Lazarescu:
Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms. 3 - Timothy Martin, Dani Maarouf, Ziad Abuowaimer, Abeer Alhyari, Gary Gréwal, Shawki Areibi:
A Flat Timing-Driven Placement Flow for Modern FPGAs. 4 - Weiwen Jiang, Xinyi Zhang, Edwin Hsing-Mean Sha, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu:
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search. 5 - Muhammad Abdullah Hanif, Faiq Khalid, Muhammad Shafique:
CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators. 6 - Sugil Lee, Hyeon Uk Sim, Jooyeon Choi, Jongeun Lee:
Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing. 7 - Daniel Peroni, Mohsen Imani, Hamid Nejatollahi, Nikil D. Dutt, Tajana Rosing:
ARGA: Approximate Reuse for GPGPU Acceleration. 8 - Hamid Tabani, Leonidas Kosmidis, Jaume Abella, Francisco J. Cazorla, Guillem Bernat:
Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines. 9 - Debayan Roy, Wanli Chang, Sanjoy K. Mitter, Samarjit Chakraborty:
Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees. 10 - Chao Peng, Yecheng Zhao, Haibo Zeng:
Dynamic Switching Speed Reconfiguration for Engine Performance Optimization. 11 - He Zhou, Sunil P. Khatri, Jiang Hu, Frank Liu:
A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation. 12 - Trong Huynh Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnémont, Gouri Sankar Kar, Anda Mocuta:
Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications. 13 - Nam Sung Kim, Choungki Song, Woo Young Cho, Jian Huang, Myoungsoo Jung:
LL-PCM: Low-Latency Phase Change Memory Architecture. 14 - Janki Bhimani, Tirthak Patel, Ningfang Mi, Devesh Tiwari:
What does Vibration do to Your SSD? 15 - Leilai Shao, Sicheng Li, Ting Lei, Tsung-Ching Huang, Raymond G. Beausoleil, Zhenan Bao, Kwang-Ting Cheng:
Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing. 16 - Hanbin Hu, Peng Li, Jianhua Z. Huang:
Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits. 17 - Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, Bei Yu:
High Performance Graph Convolutional Networks with Applications in Testability Analysis. 18 - Jung Min You, Joon-Sung Yang:
MRLoc: Mitigating Row-hammering based on memory Locality. 19 - Xiaoyi Sun, Krishnendu Chakrabarty, Ruirui Huang, Yiquan Chen, Bing Zhao, Hai Cao, Yinhe Han, Xiaoyao Liang, Li Jiang:
System-level hardware failure prediction using deep learning. 20 - Onur Mutlu, Saugata Ghose, Juan Gómez-Luna, Rachata Ausavarungnirun:
Enabling Practical Processing in and near Memory for Data-Intensive Computing. 21 - Nam Sung Kim, Pankaj Mehra:
Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems. 22 - Ning Lin, Hang Lu, Xin Wei, Xiaowei Li:
HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs. 23 - Seokwon Kang, Yongseung Yu, Jiho Kim, Yongjun Park:
GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures. 24 - Yu-Chuan Chang, Wei-Ming Chen, Pi-Cheng Hsiu, Yen-Yu Lin, Tei-Wei Kuo:
LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications. 25 - Sivert T. Sliper, Domenico Balsamo, Nikos Nikoleris, William Wang, Alex S. Weddell, Geoff V. Merrett:
Efficient State Retention through Paged Memory Management for Reactive Transient Computing. 26 - Gagandeep Singh, Juan Gómez-Luna, Giovanni Mariani, Geraldo F. Oliveira, Stefano Corda, Sander Stuijk, Onur Mutlu, Henk Corporaal:
NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning. 27 - Andrew McCrabb, Eric Winsor, Valeria Bertacco:
DREDGE: Dynamic Repartitioning during Dynamic Graph Execution. 28 - Xin Xin, Youtao Zhang, Jun Yang:
ROC: DRAM-based Processing with Reduced Operation Cycles. 29 - Chih-Cheng Chang, Ming-Hung Wu, Jia-Wei Lin, Chun-Hsien Li, Vivek Parmar, Heng-Yuan Lee, Jeng-Hua Wei, Shyh-Shyuan Sheu, Manan Suri, Tian-Sheuan Chang, Tuo-Hung Hou:
NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge. 30 - Fan Yang, Youyou Lu, Youmin Chen, Haiyu Mao, Jiwu Shu:
No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance. 31 - Jinsoo Jang, Brent ByungHoon Kang:
In-process Memory Isolation Using Hardware Watchpoint. 32 - Liang Liu, Rujia Wang, Youtao Zhang, Jun Yang:
H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses. 33 - Jisung Park, Youngdon Jung, Jonghoon Won, Minji Kang, Sungjin Lee, Jihong Kim:
RansomBlocker: a Low-Overhead Ransomware-Proof SSD. 34 - Zimeng Zhou, Chenchen Fu, Chun Jason Xue, Song Han:
Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources. 35 - Marco Widmer, Andrea Bonetti, Andreas Burg:
FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems. 36 - Yajuan Du, Yao Zhou, Meng Zhang, Wei Liu, Shengwu Xiong:
Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading. 37 - Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar:
A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems. 38 - Yuan Zhou, Haoxing Ren, Yanqing Zhang, Ben Keller, Brucek Khailany, Zhiru Zhang:
PRIMAL: Power Inference using Machine Learning. 39 - Ilaria Scarabottolo, Giovanni Ansaloni, George A. Constantinides, Laura Pozzi:
Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits. 40 - Martin Rapp, Sami Salamin, Hussam Amrouch, Girish Pahwa, Yogesh Singh Chauhan, Jörg Henkel:
Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores. 41 - Payman Behnam, Mahdi Nazm Bojnordi:
STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling. 42 - Sayak Ray, Nishant Ghosh, Ramya Jayaram Masti, Arun K. Kanuparthi, Jason M. Fung:
Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs. 43 - Lejla Batina, Patrick Jauernig, Nele Mentens, Ahmad-Reza Sadeghi, Emmanuel Stapf:
In Hardware We Trust: Gains and Pains of Hardware-assisted Security. 44 - Elke De Mulder, Samatha Gummalla, Michael Hutter:
Protecting RISC-V against Side-Channel Attacks. 45 - Boqian Wang, Zhonghai Lu, Shenggang Chen:
ANN Based Admission Control for On-Chip Networks. 46 - Hao Zheng, Ahmed Louri:
An Energy-Efficient Network-on-Chip Design using Reinforcement Learning. 47 - Venkata Yaswanth Raparti, Sudeep Pasricha:
Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing. 48 - Michihiro Koibuchi, Lambert Leong, Tomohiro Totoki, Naoya Niwa, Hiroki Matsutani, Hideharu Amano, Henri Casanova:
Sparse 3-D NoCs with Inductive Coupling. 49 - Peng Wang, Sobhan Niknam, Sheng Ma, Zhiying Wang, Todor P. Stefanov:
Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs. 50 - Marcos Horro, Mahmut T. Kandemir, Louis-Noël Pouchet, Gabriel Rodríguez, Juan Touriño:
Effect of Distributed Directories in Mesh Interconnects. 51 - Mohsen Imani, Justin Morris, John Messerly, Helen Shu, Yaobang Deng, Tajana Rosing:
BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing. 52 - Seongsik Park, Sei Joon Kim, Hyeokjun Choe, Sungroh Yoon:
Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks. 53 - Kangjun Bai, Qiyuan An, Yang Yi:
Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology. 54 - Tao Liu, Wujie Wen, Lei Jiang, Yanzhi Wang, Chengmo Yang, Gang Quan:
A Fault-Tolerant Neural Network Architecture. 55 - Zhenhua Zhu, Hanbo Sun, Yujun Lin, Guohao Dai, Lixue Xia, Song Han, Yu Wang, Huazhong Yang:
A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM. 56 - Zhezhi He, Jie Lin, Rickard Ewetz, Jiann-Shiun Yuan, Deliang Fan:
Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping. 57 - Youngkwang Han, John Kim:
A Novel Covert Channel Attack Using Memory Encryption Engine Cache. 58 - Zhenghong Jiang, Hanchen Jin, G. Edward Suh, Zhiru Zhang:
Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES. 59 - Khaled N. Khasawneh, Esmaeil Mohammadian Koruyeh, Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, Nael B. Abu-Ghazaleh:
SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. 60 - Jacob Fustos, Farzad Farshchi, Heechul Yun:
SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks. 61 - Daimeng Wang, Zhiyun Qian, Nael B. Abu-Ghazaleh, Srikanth V. Krishnamurthy:
PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack. 62 - Thomas Nyman, Ghada Dessouky, Shaza Zeitouni, Aaro Lehikoinen, Andrew Paverd, N. Asokan, Ahmad-Reza Sadeghi:
HardScope: Hardening Embedded Systems Against Data-Oriented Attacks. 63 - Shuhan Zhang, Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, Xiangdong Hu:
An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis. 64 - Mohamed Baker Alawieh, Sinead A. Williamson, David Z. Pan:
Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models. 65 - Biying Xu, Yibo Lin, Xiyuan Tang, Shaolan Li, Linxiao Shen, Nan Sun, David Z. Pan:
WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout. 66 - Zhengyu Chen, Hai Zhou, Jie Gu:
Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing. 67 - Charalampos Antoniadis, Nestor E. Evmorfopoulos, Georgios I. Stamoulis:
A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits. 68 - Sara Divanbeigi, Evan Aditya, Zhongpin Wang, Markus Olbrich:
Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation. 69 - Heinz Riener, Eleonora Testa, Winston Haaswijk, Alan Mishchenko, Luca G. Amarù, Giovanni De Micheli, Mathias Soeken:
Scalable Generic Logic Synthesis: One Approach to Rule Them All. 70 - Victor N. Kravets, Nian-Ze Lee, Jie-Hong R. Jiang:
Comprehensive Search for ECO Rectification Using Symbolic Sampling. 71 - Niels Gleinig, Frances Ann Hubis, Torsten Hoefler:
Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines. 72 - Hao Chen, Shao-Chun Hung, Jie-Hong R. Jiang:
Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis. 73 - Eleonora Testa, Mathias Soeken, Luca G. Amarù, Giovanni De Micheli:
Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications. 74 - Rafael Trapani Possignolo, Jose Renau:
SMatch: Structural Matching for Fast Resynthesis in FPGAs. 75 - Tutu Ajayi, Vidya A. Chhabria, Mateus Fogaça, Soheil Hashemi, Abdelrahman Hosny, Andrew B. Kahng, Minsoo Kim, Jeongsup Lee, Uday Mallappa, Marina Neseem, Geraldo Pradipta, Sherief Reda, Mehdi Saligane, Sachin S. Sapatnekar, Carl Sechen, Mohamed Shalan, William Swartz, Lutong Wang, Zhehong Wang, Mingyu Woo, Bangqi Xu:
Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project. 76 - Kishor Kunal, Meghna Madhusudan, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Ramesh Harjani, Jiang Hu, Desmond A. Kirkpatrick, Sachin S. Sapatnekar:
ALIGN: Open-Source Analog Layout Automation from the Ground Up. 77 - Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, Martin D. F. Wong:
Essential Building Blocks for Creating an Open-source EDA Project. 78 - Elad Alon, Krste Asanovic, Jonathan Bachrach, Borivoje Nikolic:
Open-Source EDA Tools and IP, A View from the Trenches. 79 - Huiyu Mo, Leibo Liu, Wenping Zhu, Qiang Li, Hong Liu, Wenjing Hu, Yao Wang, Shaojun Wei:
A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment. 80 - Angad S. Rekhi, Brian Zimmer, Nikola Nedovic, Ningxi Liu, Rangharajan Venkatesan, Miaorong Wang, Brucek Khailany, William J. Dally, C. Thomas Gray:
Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference. 81 - Juejian Wu, Hongtao Zhong, Kai Ni, Yongpan Liu, Huazhong Yang, Xueqing Li:
A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs. 82 - William Andrew Simon, Juan Galicia, Alexandre Levisse, Marina Zapater, David Atienza:
A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture. 83 - Sungju Ryu, Hyungjun Kim, Wooseok Yi, Jae-Joon Kim:
BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation. 84 - Gunhee Lee, Hanmin Park, Namhyung Kim, Joonsang Yu, Sujeong Jo, Kiyoung Choi:
Acceleration of DNN Backward Propagation by Selective Computation of Gradients. 85 - Matthew Sotoudeh, Sara S. Baghsorkhi:
C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks. 86 - Dong Wang, Ke Xu, Qun Jia, Soheil Ghiasi:
ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference. 87 - Angshuman Karmakar, Sujoy Sinha Roy, Frederik Vercauteren, Ingrid Verbauwhede:
Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme. 88 - Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, Avesta Sasan:
Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks. 89 - Rajit Karmakar, Suman Sekhar Jana, Santanu Chattopadhyay:
A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis. 90 - Jie Xu, Dan Feng, Yu Hua, Fangting Huang, Wen Zhou, Wei Tong, Jingning Liu:
An Efficient Spare-Line Replacement Scheme to Enhance NVM Security. 91 - Daniel Casini, Alessandro Biondi, Giorgio C. Buttazzo:
Analyzing Parallel Real-Time Tasks Implemented with Thread Pools. 92 - Xu Jiang, Nan Guan, Weichen Liu, Maolin Yang:
Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores. 93 - Jinghao Sun, Nan Guan, Xiaoqing Wang, Chenhan Jin, Yaoyao Chi:
Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks. 94 - Tomás Picornell, José Flich, Carles Hernández, José Duato:
DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip. 95 - Artur Mrowca, Martin Nocker, Sebastian Steinhorst, Stephan Günnemann:
Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference. 96 - Shuangnan Liu, Francis C. M. Lau, Benjamin Carrión Schäfer:
Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration. 97 - Ming Hu, Tongquan Wei, Min Zhang, Frédéric Mallet, Mingsong Chen:
Sample-Guided Automated Synthesis for CCSL Specifications. 98 - Neetu Jindal, Sandeep Chandran, Preeti Ranjan Panda, Sanjiva Prasad, Abhay Mitra, Kunal Singhal, Shubham Gupta, Shikhar Tuli:
DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring. 99 - Dylan C. Stow, Itir Akgun, Wenqin Huangfu, Yuan Xie, Xueqi Li, Gabriel H. Loh:
Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory. 100 - Heechun Park, Kyungwook Chang, Bon Woong Ku, Jinwoo Kim, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Saibal Mukhopadhyay, Krishnendu Chakrabarty, Sung Kyu Lim:
RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs. 101 - Jiachen Mao, Qing Yang, Ang Li, Hai Helen Li, Yiran Chen:
MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications. 102 - Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang, Chun-Feng Wu:
Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives. 103 - Wei-Ming Chen, Pi-Cheng Hsiu, Tei-Wei Kuo:
Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing. 104 - Tinghuan Chen, Bingqing Lin, Hao Geng, Bei Yu:
Sensor Drift Calibration via Spatial Correlation Model in Smart Building. 105 - Erick Carvajal Barboza, Nishchal Shukla, Yiran Chen, Jiang Hu:
Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism. 106 - Wei Ye, Mohamed Baker Alawieh, Yibo Lin, David Z. Pan:
LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks. 107 - Kuan-Ming Lai, Tsung-Wei Huang, Tsung-Yi Ho:
A General Cache Framework for Efficient Generation of Timing Critical Paths. 108 - Zhiqiang Zhao, Zhuo Feng:
Effective-Resistance Preserving Spectral Reduction of Graphs. 109 - Jinsoo Jang, Brent ByungHoon Kang:
Revisiting the ARM Debug Facility for OS Kernel Security. 110 - Daniele Jahier Pagliari, Sara Vinco, Enrico Macii, Massimo Poncino:
Low-Overhead Power Trace Obfuscation for Smart Meter Privacy. 111 - Ebrahim M. Songhori, M. Sadegh Riazi, Siam U. Hussain, Ahmad-Reza Sadeghi, Farinaz Koushanfar:
ARM2GC: Succinct Garbled Processor for Secure Computation. 112 - Song Bian, Masayuki Hiromoto, Takashi Sato:
Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange. 113 - Jie Xu, Dan Feng, Yu Hua, Wei Tong, Jingning Liu, Chunyan Li, Gaoxiang Xu, Yiran Chen:
Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory. 114 - Farzaneh Zokaee, Mingzhe Zhang, Xiaochun Ye, Dongrui Fan, Lei Jiang:
Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture. 115 - Xianzhang Chen, Qingfeng Zhuge, Qiang Sun, Edwin Hsing-Mean Sha, Shouzhen Gu, Chaoshu Yang, Chun Jason Xue:
A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory. 116