default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHot Interconnects 2007: Stanford Stanford, CA, USA
- John W. Lockwood, Fabrizio Petrini, Ron Brightwell, Dhabaleswar K. Panda:
15th Annual IEEE Symposium on High-Performance Interconnects, HOTI 2007, Stanford, CA, USA, August 22-24, 2007. IEEE Computer Society 2007, ISBN 978-0-7695-2979-0
Keynotes
- Alex G. Dickinson:
CMOS Photonics - Bringing Moore's Law to Optical Interconnect. 3 - Tryggve Fossum:
On-Die Interconnect and Other Challenges for Chip-Level Multi-Processing. 4
Tutorials
- Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb, G. Adam Covington:
Hands-on with the NetFPGA to build a Gigabit-rate Router. 7-10 - Jakub Kurzak, Alfredo Buttari
:
Introduction to Programming High Performance Applications on the CELL Broadband Engine. 11 - Dennis Abts, John Kim:
Design of Interconnection Networks. 12
On-Chip Networking
- Dongkook Park, Reetuparna Das, Chrysostomos Nicopoulos, Jongman Kim, Narayanan Vijaykrishnan, Ravishankar R. Iyer, Chita R. Das:
Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects. 15-20 - Aydin O. Balkan, Michael N. Horak, Gang Qu, Uzi Vishkin:
Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing. 21-28 - Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, Luca P. Carloni:
Photonic NoC for DMA Communications in Chip Multiprocessors. 29-38
Switch Architecture
- Aditya Dua, Nicholas Bambos, Wladek Olesinski, Hans Eberle, Nils Gura:
Backlog Aware Low Complexity Schedulers for Input Queued Packet Switches. 39-46 - Lykomidis Mastroleon, Daniel C. O'Neill, Benjamin Yolken, Nicholas Bambos:
Power Aware Management of Packet Switches. 47-53 - Chander Kochar, Avinash Karanth Kodi, Ahmed Louri:
Implementation of Dynamic Bandwidth Re-allocation in Optical Interconnects using Microring Resonators. 54-64
Support for Network Security
- Miad Faezipour, Mehrdad Nourani, Rina Panigrahy:
A Real-Time Worm Outbreak Detection System Using Shared Counters. 65-72 - Jianying Luo, Justin Pettit, Martín Casado, John W. Lockwood, Nick McKeown:
Prototyping Fast, Simple, Secure Switches for Etha. 73-82
Routing
- Weirong Jiang, Viktor K. Prasanna:
A Memory-Balanced Linear Pipeline Architecture for Trie-based IP Lookup. 83-90 - Nandita Dukkipati, Glen Gibb, Nick McKeown, Jiang Zhu:
Building a RCP (Rate Control Protocol) Test Network. 91-98 - Yi Lu, Mei Wang, Balaji Prabhakar, Flavio Bonomi:
ElephantTrap: A low cost device for identifying large flows. 99-108
Performance Evaluation
- Ganesh Narayanaswamy, Pavan Balaji, Wu-chun Feng:
An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments. 109-116 - Mohammad J. Rashti, Ahmad Afsahi:
Assessing the Ability of Computation/Communication Overlap and Communication Progress in Modern Interconnects. 117-124 - Sayantan Sur, Matthew J. Koop, Lei Chai, Dhabaleswar K. Panda:
Performance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms. 125-134
OS/Network Interface Technology
- Dennis Dalessandro, Pete Wyckoff:
Memory Management Strategies for Data Serving with RDMA. 135-142 - Edgar A. León, Kurt B. Ferreira, Arthur B. Maccabe:
Reducing the Impact of the MemoryWall for I/O Using Cache Injection. 143-150
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-05-09 19:21 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
