default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID5. Fault-Tolerant Computing Systems 1991: Nürnberg, Germany
- Mario Dal Cin, Wolfgang Hohl:
Fault-Tolerant Computing Systems, Tests, Diagnosis, Fault Treatment, 5th International GI/ITG/GMA Conference, Nürnberg, Germany, September 25-27, 1991, Proceedings. Informatik-Fachberichte 283, Springer 1991, ISBN 3-540-54545-X
Keynote Address
- Miroslaw Malek:
Responsive Systems: A Marriage Betwenn Real time and Fault Tolenrance. 1-17
Reconfiguration and Recovery
- Andreas Bauch, Erik Maehle:
Self-Diagnosis, Reconfiguration and Recovery in the Dynamical Reconfigurable Multiprocessor Systemn DAMP. 18-29 - Klaus Echtle, Arnold Niedermaier:
Efficient Recovery of Statically Redundant Systems. 30-41 - Felicita Di Giandomenico, Lorenzo Strigini:
Implementations and Extensions of the Conversation Concept. 42-53
System Level Diagnosis
- Edgar Michel, Wolfgang Hohl:
Concurrent Erro Detection Using Watchdog Processors. 54-64 - Wojciech E. Kozlowski, Henryk Krawczyk:
SEES: Simulation Environment for Dynamic Evaluation. 65-76 - Thomas Philipp:
An Expert System Shell for the Diagnosis of Parallel Computers. 77-87
Voting and Agreement
- Andreas Stopp:
Adaptive Fault Tolerance in Multi-Computer Systems Using Data Compation and Two-Level Voting. 88-99 - Bernd Freisleben, Hans-Henning Koch, Oliver E. Theel:
The Electoral District Strategy of Replicated Data in Distrinuted Systems. 100-111 - Birgit Baum-Waidner:
Adaptive Byzantine Agreement in O(t) Phases. 112-123
Testing
- R. G. Bennetts:
Scan Technology at Work. 124-135 - Bernhard Eschermann, Hans-Joachim Wunderlich:
Emulation of Scan Paths in Sequential Circuit Synthesis. 136-147 - Irith Pomeranz, Sudhakar M. Reddy:
Testing of Fault-Tolerant Hardware. 148-159
Fault-Tolerant Circuits
- M. Bartel:
Coding Redundancy for Combinational Switching Circuits. 160-170 - Michael Gössel:
Optimal Error Detection Circuits for Sequential Circuits with Observable States. 171-180 - Stanislaw J. Piestrak:
Efficient Encoding? Decoding Circuitry for Systematic Unidirectional Error-Detecting Codes. 181-192
Array Testing
- Djamshid Tavangarian, Christian Elm:
Acceleration of RAM-Tests with Associative Pattern Recognition Methods. 193-204 - Vlad. Hert, Ad J. van de Goor:
Truth Table Verification for one-Dimensional CMOS ILA's. 205-216 - Ben Soh, Tharam S. Dillon:
On Modelling and Analysis of Latency Problem in Fault-Tolerant Systems. 217-228 - Lorrie A. Tomek, Kishor S. Trivedi:
Fixed Point Iteration in Availability Modeling. 229-240 - Yennun Huang, Satish K. Tripathi:
Resource Allocation for Distributed Systems with Fault Tolerant Nodes. 241-252 - Roland Lepold:
Performability Evaluation of a Fault-Tolerant Multiprocessor Architecture Using Stochastic Petri Nets. 253-265
Applied Fault Tolerance
- H. D. Fischer:
Special Features of a Computer-Based German Reactor Protection System. 266-288 - Herbert Barthel:
Fault-Tolerant Process Interface with Programmable Controllers. 289-299 - Kumar K. Goswami, Ravishankar K. Iyer:
A Simulation-Based Study of a Triple Modular Redundant System Using DEFEND. 300-311
Fault-Tolerant Arrays Systems
- Michael Phieler, Manfred Schimmler, Hartmut Schmeck:
A Reconfigurable Instruction Systolic Array. 312-323 - Peter Poechmueller, Manfred Glesner:
A New Approach for Designing Fault-Tolerant Array Processors. 324-331 - Andrea Bondavalli, M. Mannocci, Fabio Tarini, Paolo Zini, L. Nardone, Luca Simoncini:
A Performable BSM Architecture. 332-347
Interconnection Networks
- Markus Siegle, Douglas S. Reeves, Krzysztof Kozminski:
The Interlocking Bus Network for Fault-Tolerant Processor Arrays. 348-359 - Uwe Hildebrand:
A Fault Tolerant Interconnection Network for Memory-Coupled Multiprocessor Systems. 360-371 - Winfrid G. Schneeweiss, F. P. Holtmann:
Star Type Networks with Fault Tolerance. 372-382
Fault-Tolerant Software
- Francesca Saglietti:
A Classification of Software Diversity Degrees Induced by an Analysis of Fault Types to be Tolerated. 383-395 - Ramesh K. Sitaraman, Niraj K. Jha:
Optimal Design of Checks for Error Detection and Location in Fault Tolerant Multiprocessors Systems. 396-406 - Yinong Chen, Klaus Echtle, Winfried Görke:
Testing Fault-Tolerant Protocols by Heristic Fault Injection. 407-418
Appendix: Industrial Presentation
- M. Becker, Friedrich Lücking:
A Practical Approach for a Fault-Tolerant Massively Paralle Computer. 419-424
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-31 21:32 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
