default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID50th ISCA 2023: Orlando, FL, USA
- Yan Solihin, Mark A. Heinrich:
Proceedings of the 50th Annual International Symposium on Computer Architecture, ISCA 2023, Orlando, FL, USA, June 17-21, 2023. ACM 2023 - Dongmoon Min
, Junpyo Kim, Junhyuk Choi, Ilkwon Byun, Masamitsu Tanaka, Koji Inoue, Jangwoo Kim:
QIsim: Architecting 10+K Qubit QC Interfaces Toward Quantum Supremacy. 1:1-1:16 - Suhas Vittal, Poulami Das, Moinuddin K. Qureshi:
Astrea: Accurate Quantum Error-Decoding via Practical Minimum-Weight Perfect-Matching. 2:1-2:16 - Cong Guo, Jiaming Tang, Weiming Hu, Jingwen Leng, Chen Zhang, Fan Yang, Yunxin Liu, Minyi Guo, Yuhao Zhu:
OliVe: Accelerating Large Language Models via Hardware-friendly Outlier-Victim Pair Quantization. 3:1-3:15 - Dongho Ha, Yunho Oh, Won Woo Ro:
R2D2: Removing ReDunDancy Utilizing Linearity of Address Generation in GPUs. 4:1-4:14 - Zichen Fan, Qirui Zhang, Pierre Abillama, Sara Shoouri, Changwoo Lee, David T. Blaauw, Hun-Seok Kim, Dennis Sylvester:
TaskFusion: An Efficient Transfer Learning Architecture with Dual Delta Sparsity for Multi-Task Natural Language Processing. 5:1-5:14 - Sixu Li, Chaojian Li, Wenbo Zhu, Boyang Tony Yu, Yang Katie Zhao, Cheng Wan, Haoran You, Huihong Shi, Yingyan Celine Lin:
Instant-3D: Instant Neural Radiance Field Training Towards On-Device AR/VR 3D Reconstruction. 6:1-6:13 - Satvik Maurya, Chaithanya Naik Mude, William D. Oliver, Benjamin Lienhard, Swamit S. Tannu:
Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures. 7:1-7:13 - Samuel Alexander Stein, Nathan Wiebe, Yufei Ding, James A. Ang, Ang Li:
Q-BEEP: Quantum Bayesian Error Mitigation Employing Poisson Modeling over the Hamming Spectrum. 8:1-8:13 - Tianyi Hao, Kun Liu, Swamit S. Tannu:
Enabling High Performance Debugging for Variational Quantum Algorithms using Compressed Sensing. 9:1-9:13 - Jianqiao Mo, Jayanth Gopinath, Brandon Reagen:
HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits. 10:1-10:13 - Dibei Chen, Tairan Zhang, Yi Huang, Jianfeng Zhu, Yang Liu, Pengfei Gou, Chunyang Feng, Binghua Li, Shaojun Wei, Leibo Liu:
Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues. 11:1-11:14 - Hezi Zhang, Anbang Wu, Yuke Wang, Gushu Li, Hassan Shapourian, Alireza Shabani, Yufei Ding:
OneQ: A Compilation Framework for Photonic One-Way Quantum Computation. 12:1-12:14 - Jingwei Cai, Yuchen Wei, Zuotong Wu, Sen Peng, Kaisheng Ma:
Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators. 13:1-13:17 - Srivatsan Krishnan, Amir Yazdanbakhsh, Shvetank Prakash, Jason Jabbour, Ikechukwu Uchendu, Susobhan Ghosh, Behzad Boroujerdian, Daniel Richins, Devashree Tripathy, Aleksandra Faust, Vijay Janapa Reddi:
ArchGym: An Open-Source Gymnasium for Machine Learning Assisted Architecture Design. 14:1-14:16 - Shulin Fan, Zhichao Hua, Yubin Xia, Haibo Chen, Binyu Zang:
ISA-Grid: Architecture of Fine-grained Privilege Control for Instructions and Registers. 15:1-15:15 - Wenjing Jin, Wonsuk Jang, Haneul Park, Jongsung Lee, Soosung Kim, Jae W. Lee:
DRAM Translation Layer: Software-Transparent DRAM Power Savings for Disaggregated Memory. 16:1-16:13 - August Ning, Georgios Tziantzioulis, David Wentzlaff:
Supply Chain Aware Computer Architecture. 17:1-17:15 - Jongmin Kim, Sangpyo Kim, Jaewan Choi, Jaiyoung Park, Donghwan Kim, Jung Ho Ahn:
SHARP: A Short-Word Hierarchical Accelerator for Robust and Practical Fully Homomorphic Encryption. 18:1-18:15 - Gerasimos Gerogiannis, Serif Yesil, Damitha Lenadora, Dingyuan Cao, Charith Mendis, Josep Torrellas:
SPADE: A Flexible and Scalable Accelerator for SpMM and SDDMM. 19:1-19:15 - Pedro Henrique Exenberger Becker, José-María Arnau, Antonio González:
K-D Bonsai: ISA-Extensions to Compress K-D Trees for Autonomous Driving Tasks. 20:1-20:13 - Junseo Lee, Kwanseok Choi, Jungi Lee, Seokwon Lee, Joonho Whangbo, Jaewoong Sim:
NeuRex: A Case for Neural Rendering Acceleration. 21:1-21:13 - Yubin Qin, Yang Wang, Dazheng Deng, Zhiren Zhao, Xiaolong Yang, Leibo Liu, Shaojun Wei, Yang Hu, Shouyi Yin:
FACT: FFN-Attention Co-optimized Transformer Architecture with Eager Correlation Prediction. 22:1-22:14 - Björn Gottschall, Lieven Eeckhout, Magnus Jahre:
TEA: Time-Proportional Event Analysis. 23:1-23:13 - Yuqi Xue, Yiqi Liu, Lifeng Nai, Jian Huang:
V10: Hardware-Assisted NPU Multi-tenancy for Improved Resource Utilization and Fairness. 24:1-24:15 - Yufeng Gu, Arun Subramaniyan, Timothy Dunn, Alireza Khadem, Kuan-Yu Chen, Somnath Paul, Md. Vasimuddin, Sanchit Misra, David T. Blaauw, Satish Narayanasamy, Reetuparna Das:
GenDP: A Framework of Dynamic Programming Acceleration for Genome Sequencing Analysis. 25:1-25:15 - Nathaniel Bleier, Abigail Wezelis, Lav R. Varshney, Rakesh Kumar:
Programmable Olfactory Computing. 26:1-26:14 - Tanner Andrulis, Joel S. Emer, Vivienne Sze:
RAELLA: Reforming the Arithmetic for Efficient, Low-Resolution, and Low-Loss Analog PIM: No Retraining Required! 27:1-27:16 - Haocong Luo, Ataberk Olgun, Abdullah Giray Yaglikçi, Yahya Can Tugrul, Steve Rhyner, Meryem Banu Cavlak, Joël Lindegger, Mohammad Sadrosadati, Onur Mutlu:
RowPress: Amplifying Read Disturbance in Modern DRAM Chips. 28:1-28:18 - Tianrui Ma, Yu Feng, Xuan Zhang, Yuhao Zhu:
CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing. 29:1-29:14 - Víctor Soria Pardos, Adrià Armejach, Tiago Mück, Darío Suárez Gracia, José A. Joao, Alejandro Rico, Miquel Moretó:
DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations. 30:1-30:13 - Xiaofeng Hou, Jiacheng Liu, Xuehan Tang, Chao Li, Jia Chen, Luhong Liang, Kwang-Ting Cheng, Minyi Guo:
Architecting Efficient Multi-modal AIoT Systems. 31:1-31:13 - Rui Pan, Chubo Liu, Guoqing Xiao, Mingxing Duan, Keqin Li, Kenli Li:
An Algorithm and Architecture Co-design for Accelerating Smart Contracts in Blockchain. 32:1-32:13 - Jovan Stojkovic, Chunao Liu, Muhammad Shahbaz, Josep Torrellas:
μManycore: A Cloud-Native CPU for Tail at Scale. 33:1-33:15 - Jovan Stojkovic, Tianyin Xu, Hubertus Franke, Josep Torrellas:
MXFaaS: Resource Sharing in Serverless Environments for Parallelism and Efficiency. 34:1-34:15 - Moein Ghaniyoun, Kristin Barber, Yuan Xiao, Yinqian Zhang, Radu Teodorescu:
TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments. 35:1-35:15 - Rakesh Nadig, Mohammad Sadrosadati, Haiyu Mao, Nika Mansouri-Ghiasi, Arash Tavakkol, Jisung Park, Hamid Sarbazi-Azad, Juan Gómez-Luna, Onur Mutlu:
Venice: Improving Solid-State Drive Parallelism at Low Cost via Conflict-Free Accesses. 36:1-36:16 - Mingyu Liang, Wenyin Fu, Louis Feng, Zhongyi Lin, Pavani Panakanti, Shengbao Zheng, Srinivas Sridharan, Christina Delimitrou:
Mystique: Enabling Accurate and Scalable Generation of Production AI Benchmarks. 37:1-37:13 - Peter W. Deutsch, Weon Taek Na, Thomas Bourgeat, Joel S. Emer, Mengjia Yan:
Metior: A Comprehensive Model to Evaluate Obfuscating Side-Channel Defense Schemes. 38:1-38:16 - Sagar Karandikar, Aniruddha N. Udipi, Junsun Choi, Joonho Whangbo, Jerry Zhao, Svilen Kanev, Edwin Lim, Jyrki Alakuijala, Vrishab Madduri, Yakun Sophia Shao, Borivoje Nikolic, Krste Asanovic, Parthasarathy Ranganathan:
CDPU: Co-designing Compression and Decompression Processing Units for Hyperscale Systems. 39:1-39:17 - Evan McKinney, Chao Zhou, Mingkang Xia, Michael Hatridge, Alex K. Jones:
Parallel Driving for Fast Quantum Computing Under Speed Limits. 40:1-40:13 - Nisarg Ujjainkar, Jingwen Leng, Yuhao Zhu:
ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators. 41:1-41:13 - Jie Zhang, Hongjing Huang, Lingjun Zhu, Shu Ma, Dazhong Rong, Yijun Hou, Mo Sun, Chaojie Gu, Peng Cheng, Chao Shi, Zeke Wang:
SmartDS: Middle-Tier-centric SmartNIC Enabling Application-aware Message Split for Disaggregated Block Storage. 42:1-42:13 - Shiqing Zhang, Mahmood Naderan-Tahan, Magnus Jahre, Lieven Eeckhout:
SAC: Sharing-Aware Caching in Multi-Chip GPUs. 43:1-43:13 - Kaiyang Zhao, Kaiwen Xue, Ziqi Wang, Dan Schatzberg, Leon Yang, Antonis Manousis, Johannes Weiner, Rik van Riel, Bikash Sharma, Chunqiang Tang, Dimitrios Skarlatos:
Contiguitas: The Pursuit of Physical Memory Contiguity in Datacenters. 44:1-44:15 - Sankha Baran Dutta, Hoda Naghibijouybari, Arjun Gupta, Nael B. Abu-Ghazaleh, Andres Marquez, Kevin J. Barker:
Spy in the GPU-box: Covert and Side Channel Attacks on Multi-GPU Systems. 45:1-45:13 - Xiangyu Kong, Yi Huang, Jianfeng Zhu, Xingchen Man, Yang Liu, Chunyang Feng, Pengfei Gou, Minggui Tang, Shaojun Wei, Leibo Liu:
MapZero: Mapping for Coarse-grained Reconfigurable Architectures with Reinforcement Learning and Monte-Carlo Tree Search. 46:1-46:14 - Abraham Gonzalez, Aasheesh Kolli, Samira Manabi Khan, Sihang Liu, Vidushi Dadu, Sagar Karandikar, Jichuan Chang, Krste Asanovic, Parthasarathy Ranganathan:
Profiling Hyperscale Big Data Processing. 47:1-47:16 - Jiajun Li, Yuxuan Zhang, Hao Zheng, Ke Wang:
FDMAX: An Elastic Accelerator Architecture for Solving Partial Differential Equations. 48:1-48:12 - Dong Kai Wang, Jiaqi Lou, Naiyin Jin, Edwin Mascarenhas, Rohan Mahapatra, Sean Kinzer, Soroush Ghodrati, Amir Yazdanbakhsh, Hadi Esmaeilzadeh, Nam Sung Kim:
MESA: Microarchitecture Extensions for Spatial Architecture Generation. 49:1-49:14 - Muhammad Husnain Mubarik, Ramakrishna Kanungo, Tobias Zirr, Rakesh Kumar:
Hardware Acceleration of Neural Graphics. 50:1-50:12 - Yibo Wu, Jianfeng Zhu, Wenrui Wei, Longlong Chen, Liang Wang, Shaojun Wei, Leibo Liu:
Shogun: A Task Scheduling Framework for Graph Mining Accelerators. 51:1-51:15 - Siddharth Gupta, Yuanlong Li, Qingxuan Kang, Abhishek Bhattacharjee, Babak Falsafi, Yunho Oh, Mathias Payer:
Imprecise Store Exceptions. 52:1-52:15 - Amund Bergland Kvalsvik, Pavlos Aimoniotis, Stefanos Kaxiras, Magnus Själander:
Doppelganger Loads: A Safe, Complexity-Effective Optimization for Secure Speculation Schemes. 53:1-53:13 - Tianrui Ma, Adith Jagadish Boloor, Xiangxing Yang, Weidong Cao, Patrick Williams, Nan Sun, Ayan Chakrabarti, Xuan Zhang:
LeCA: In-Sensor Learned Compressive Acquisition for Efficient Machine Vision on the Edge. 54:1-54:14 - Junehyuk Boo, Yujin Chung, Eunjin Baek, Seongmin Na, Changsu Kim, Jangwoo Kim:
F4T: A Fast and Flexible FPGA-based Full-stack TCP Acceleration Framework. 55:1-55:13 - Dan Chen, Haiheng He, Hai Jin, Long Zheng, Yu Huang, Xinyang Shen, Xiaofei Liao:
MetaNMP: Leveraging Cartesian-Like Product to Accelerate HGNNs with Near-Memory Processing. 56:1-56:13 - Deval Shah, Ningfeng Yang, Tor M. Aamodt:
Energy-Efficient Realtime Motion Planning. 57:1-57:17 - Siqi Li, Fengbin Tu, Liu Liu, Jilan Lin, Zheng Wang, Yangwook Kang, Yufei Ding, Yuan Xie:
ECSSD: Hardware/Data Layout Co-Designed In-Storage-Computing Architecture for Extreme Classification. 58:1-58:14 - Yuheng Yang, Thomas Bourgeat, Stella Lau, Mengjia Yan:
Pensieve: Microarchitectural Modeling for Security Evaluation. 59:1-59:15 - Meghna Mandava, Paul Reckamp, Deming Chen:
Nimblock: Scheduling for Fine-grained FPGA Sharing through Virtualization. 60:1-60:13 - Jiho Kim, Myoungsoo Jung, John Kim:
Decoupled SSD: Rethinking SSD Architecture through Network-based Flash Controllers. 61:1-61:13 - Nayana Prasad Nagendra, Bhargav Reddy Godala, Ishita Chaturvedi, Atmn Patel, Svilen Kanev, Tipp Moseley, Jared Stark, Gilles A. Pokam, Simone Campanoni, David I. August:
EMISSARY: Enhanced Miss Awareness Replacement Policy for L2 Instruction Caching. 62:1-62:13 - Jongouk Choi, Jianping Zeng, Dongyoon Lee, Changwoo Min, Changhee Jung:
Write-Light Cache for Energy Harvesting Systems. 63:1-63:13 - Dima Nikiforov, Shengjun Chris Dong, Chengyi Lux Zhang, Seah Kim, Borivoje Nikolic, Yakun Sophia Shao:
RoSÉ: A Hardware-Software Co-Simulation Infrastructure Enabling Pre-Silicon Full-Stack Robotics SoC Evaluation. 64:1-64:15 - Jiyong Yu, Trent Jaeger, Christopher Wardlaw Fletcher:
All Your PC Are Belong to Us: Exploiting Non-control-Transfer Instruction BTB Updates for Dynamic PC Extraction. 65:1-65:14 - Haifeng Liu, Long Zheng, Yu Huang, Chaoqiang Liu, Xiangyu Ye, Jingrui Yuan, Xiaofei Liao, Hai Jin, Jingling Xue:
Accelerating Personalized Recommendation with Cross-level Near-Memory Processing. 66:1-66:13 - Michael B. Sullivan, Mohamed Tarek Ibn Ziad, Aamer Jaleel, Stephen W. Keckler:
Implicit Memory Tagging: No-Overhead Memory Safety Using Alias-Free Tagged ECC. 67:1-67:13 - Yu Gong, Miao Yin, Lingyi Huang, Jinqi Xiao, Yang Sui, Chunhua Deng, Bo Yuan:
ETTE: Efficient Tensor-Train-based Computing Engine for Deep Neural Networks. 68:1-68:13 - Sabrina M. Neuman, Radhika Ghosal, Thomas Bourgeat, Brian Plancher, Vijay Janapa Reddi:
RoboShape: Using Topology Patterns to Scalably and Flexibly Deploy Accelerators Across Robots. 69:1-69:13 - Yi He, Mike Hutton, Steven Chan, Robert De Gruijl, Rama Govindaraju, Nishant Patil, Yanjing Li:
Understanding and Mitigating Hardware Failures in Deep Learning Training Systems. 70:1-70:16 - Andrew Litteken, Lennart Maximilian Seifert, Jason D. Chadwick, Natalia Nottingham, Tanay Roy, Ziqian Li, David I. Schuster, Frederic T. Chong, Jonathan M. Baker:
Dancing the Quantum Waltz: Compiling Three-Qubit Gates on Four Level Architectures. 71:1-71:14 - Karthik Sriram, Raghavendra Pradyumna Pothukuchi, Michal Gerasimiuk, Muhammed Ugur, Oliver Ye, Rajit Manohar, Anurag Khandelwal, Abhishek Bhattacharjee:
SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing. 72:1-72:20 - Maolin Wang, Ian McInerney, Bartolomeo Stellato, Stephen P. Boyd, Hayden Kwok-Hay So:
RSQP: Problem-specific Architectural Customization for Accelerated Convex Quadratic Optimization. 73:1-73:12 - Yonggan Fu, Zhifan Ye, Jiayi Yuan, Shunyao Zhang, Sixu Li, Haoran You, Yingyan Lin:
Gen-NeRF: Efficient and Generalizable Neural Radiance Fields via Algorithm-Hardware Co-Design. 74:1-74:12 - Kyle Shiflett, Avinash Karanth, Razvan C. Bunescu, Ahmed Louri:
Flumen: Dynamic Processing in the Photonic Interconnect. 75:1-75:13 - Rachit Rajat, Yongqin Wang, Murali Annavaram:
LAORAM: A Look Ahead ORAM Architecture for Training Large Embedding Tables. 76:1-76:15 - Rishabh Jain, Scott Cheng, Vishwas Kalagi, Vrushabh Sanghavi, Samvit Kaul, Meena Arunachalam, Kiwan Maeng, Adwait Jog, Anand Sivasubramaniam, Mahmut Taylan Kandemir, Chita R. Das:
Optimizing CPU Performance for Recommendation Systems At-Scale. 77:1-77:15 - Ziyu Ying, Sandeepa Bhuyan, Yan Kang, Yingtian Zhang, Mahmut T. Kandemir, Chita R. Das:
EdgePC: Efficient Deep Learning Analytics for Point Clouds on Edge Devices. 78:1-78:14 - Salonik Resch, M. Hüsrev Cilasun, Zamshed I. Chowdhury, Masoud Zabihi, Zhengyang Zhao, Jian-Ping Wang, Sachin S. Sapatnekar, Ulya R. Karpuzcu:
On Endurance of Processing in (Nonvolatile) Memory. 79:1-79:13 - Amin Firoozshahian, Joel Coburn, Roman Levenstein, Rakesh Nattoji, Ashwin Kamath, Olívia Wu, Gurdeepak Grewal, Harish Aepala, Bhasker Jakka, Bob Dreyer, Adam Hutchin, Utku Diril, Krishnakumar Nair, Ehsan K. Ardestani, Martin Schatz, Yuchen Hao, Rakesh Komuravelli, Kunming Ho, Sameer Abu Asal, Joe Shajrawi, Kevin Quinn, Nagesh Sreedhara, Pankaj Kansal, Willie Wei, Dheepak Jayaraman, Linda Cheng, Pritam Chopda, Eric Wang, Ajay Bikumandla, Arun Karthik Sengottuvel, Krishna Thottempudi, Ashwin Narasimha, Brian Dodds, Cao Gao, Jiyuan Zhang, Mohammed Al-Sanabani, Ana Zehtabioskuie, Jordan Fix, Hangchen Yu, Richard Li, Kaustubh Gondkar, Jack Montgomery, Mike Tsai, Saritha Dwarakapuram, Sanjay Desai, Nili Avidan, Poorvaja Ramani, Karthik Narayanan, Ajit Mathews, Sethu Gopal, Maxim Naumov, Vijay Rao, Krishna Noru, Harikrishna Reddy, Prahlad Venkatapuram, Alexis Bjorlin:
MTIA: First Generation Silicon Targeting Meta's Recommendation Systems. 80:1-80:13 - Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski, Vignesh Adhinarayanan, Shaizeen Aga, Derrick Aguren, Varun Agrawal, Ashwin M. Aji, Johnathan Alsop, Paul T. Bauman, Bradford M. Beckmann, Majed Valad Beigi, Sergey Blagodurov, Travis Boraten, Michael Boyer, William C. Brantley, Noel Chalmers, Shaoming Chen, Kevin Cheng, Michael L. Chu, David Cownie, Nicholas Curtis, Joris Del Pino, Nam Duong, Alexandru Dutu, Yasuko Eckert, Christopher Erb, Chip Freitag, Joseph L. Greathouse, Sudhanva Gurumurthi, Anthony Gutierrez, Khaled Hamidouche, Sachin Hossamani, Wei Huang, Mahzabeen Islam, Nuwan Jayasena, John Kalamatianos, Onur Kayiran, Jagadish Kotra, Alan Lee, Daniel Lowell, Niti Madan, Abhinandan Majumdar, Nicholas Malaya, Srilatha Manne, Susumu Mashimo, Damon McDougall, Elliot Mednick, Michael Mishkin, Mark Nutter, Indrani Paul, Matthew Poremba, Brandon Potter, Kishore Punniyamurthy, Sooraj Puthoor, Steven E. Raasch, Karthik Rao, Gregory Rodgers, Marko Scrbak, Mohammad Seyedzadeh, John Slice, Vilas Sridharan, René van Oostrum, Eric Van Tassell, Abhinav Vishnu, Samuel Wasmundt, Mark Wilkening, Noah Wolfe, Mark Wyse, Adithya Yalavarti, Dmitri Yudanov:
A Research Retrospective on AMD's Exascale Computing Journey. 81:1-81:14 - Norman P. Jouppi, George Kurian, Sheng Li, Peter C. Ma, Rahul Nagarajan, Lifeng Nai, Nishant Patil, Suvinay Subramanian, Andy Swing, Brian Towles, Cliff Young, Xiang Zhou, Zongwei Zhou, David A. Patterson:
TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings. 82:1-82:14 - Bita Darvish Rouhani, Ritchie Zhao, Venmugil Elango, Rasoul Shafipour, Mathew Hall, Maral Mesmakhosroshahi, Ankit More, Levi Melnick, Maximilian Golub, Girish Varatkar, Lai Shao, Gaurav Kolhe, Dimitry Melts, Jasmine Klar, Renee L'Heureux, Matt Perry, Doug Burger, Eric S. Chung, Zhaoxia (Summer) Deng, Sam Naghshineh, Jongsoo Park, Maxim Naumov:
With Shared Microexponents, A Little Shifting Goes a Long Way. 83:1-83:13 - Kaitlin N. Smith, Michael A. Perlin, Pranav Gokhale, Paige Frederick, David Owusu-Antwi, Richard Rines, Victory Omole, Frederic T. Chong:
Clifford-based Circuit Cutting for Quantum Simulation. 84:1-84:13
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-18 20:32 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
