default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID10th LASCAS 2019: Armenia, Colombia
- Roberto S. Murphy:
10th IEEE Latin American Symposium on Circuits & Systems, LASCAS 2019, Armenia, Colombia, February 24-27, 2019. IEEE 2019, ISBN 978-1-7281-0453-9 - Pablo Gardella
, Villa Fernandez Emanuel, Baez Eduardo, Biberidis Nicolas, M. Cesaretti Juan:
Low Noise Front-End and ADC for Real-Time ECG System in CMOS Process. 1-4 - Kaleb Alfaro-Badilla, Alfonso Chacon-Rodriguez, Georgios Smaragdos, Christos Strydis, Andrés Arroyo-Romero, Javier Espinoza-González, Carlos Salazar-Garcia:
Prototyping a Biologically Plausible Neuron Model on a Heterogeneous CPU-FPGA Board. 5-8 - Jader A. De Lima, Fortunato C. Dualibe:
A 13-nW Voltage Reference with Orthogonal Trimming of Absolute Value and Temperature Coefficient. 9-12 - Milton E. R. Romero, Evandro Mazina Martins, D. C. A. Arigoni, A. de M. Nogueira, Mario Enrique Duarte Gonzalez:
Voltage CMOS Quaternary Gates for Digital Designs. 13-16 - Gabriele Costa Goncalves, Mario Henrique Oliva Pereira Silva, Fabian Souza de Andrade, Fernando Martins Cardoso, Antonio Jose Sobrinho de Sousa, Edson Pinto Santana, Ana Isabela Araújo Cunha:
Evaluation of Distortion Level in Analog Multipliers through DC Analysis Only. 17-20 - R. S. Rangel, Paula Ghedini Der Agopian, João Antonio Martino:
Performance evaluation of Tunnel-FET basic amplifier circuits. 21-24 - Ihsan Erdin, Ramachandra Achar:
A Segmentation Algorithm for Capacitively Loaded Planar Resonant Structures. 25-26 - Hakan Çetinkaya, Ali Zeki, Alper Girgin, Tufan Coskun Karalar:
Composite Resistor Technique for Process and Temperature Compensations of Low Power Ring Oscillators. 29-32 - José E. Schutt-Ainé, Patrick Goh:
LIM Algorithms for MOSFET Models. 33-36 - Huan Yu, Jaemin Shin, Tim Michalka, Mourad Larbi, Madhavan Swaminathan:
Behavioral Modeling of Pre-emphasis Drivers Including Power Supply Noise Using Neural Networks. 37-40 - Fabian Souza de Andrade, Edson Pinto Santana, Ana Isabela Araújo Cunha, Eduardo Furtado de Simas Filho, Gabriele Costa Goncalves, Antonio Jose Sobrinho de Sousa:
CNN Learning for Image Processing: Center of Mass versus Genetic Algorithms. 41-44 - Nestor Cuevas, Javier Ardila, Elkim Roa:
An All-Thin-Devices Level Shifter in Standard-Cell Format for Auto Place-and-Route Flow. 45-48 - Alfredo Arnaud, Rafael Puyol, Alfonso Chacon-Rodriguez, Matías R. Miguez, Joel Gak:
An asymmetrical bulk-modified composite MOS transistor with enhanced linearity. 49-52 - Daniele Santana, Hugo Daniel Hernández, Wilhelmus A. M. Van Noije:
A 1.8V 9bit 10MS/s SAR ADC in 0.18µm CMOS for bioimpedance analysis. 53-56 - Marina Sparvoli, Mario A. Gazziro, Jonas S. Marma, Gabriel Zucchi:
Memristor device fabricated from doped graphene oxide. 57-60 - Fabián Leonardo Cabrera, Fernando Rangel de Sousa, Héctor Pettenghi:
Introducing Asymmetry in a CMOS Latch to Obtain Inherent Power-On-Reset Behavior. 61-64 - Jeffrey Prinzie, Szymon Kulis, Pedro Leitao, Rui Francisco, Valentijn De Smedt, Paulo Moreira, Paul Leroux:
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS. 63-66 - Roger Endrigo Carvalho Porto, Luciano Agostini, Bruno Zatt, Nuno Roma, Marcelo Schiavon Porto:
Power-Efficient Approximate SAD Architecture with LOA Imprecise Adders. 65-68 - Samuel Presa Toledo, Ricardo Reis, Cristina Meinhardt:
Process Variability Challenges for Radiation Mitigation Techniques on 16nm. 69-72 - Paolo Bernardi, Davide Piumatti, Ernesto Sánchez:
Facilitating Fault-Simulation Comprehension through a Fault-Lists Analysis Tool. 77-80 - Wilmer Ramirez, Elkim Roa:
Post-Silicon Debugging Platform with Bus Monitoring Capability to Perform Behavioral and Performance Analyses. 81-84 - José Luis Valtierra, Rafaella Fiorelli, Manuel Delgado-Restituto, Ángel Rodríguez-Vázquez:
A Sub-µW Reconfigurable Front-End for Invasive Neural Recording. 85-88 - Marcelo Ruaro, Luciano L. Caimi, Vinicius Fochi, Fernando Gehm Moraes:
A Framework for Heterogeneous Many-core SoCs Generation. 89-92 - Marcel Moscarelli Corrêa, Bianca Waskow, Jones Goebel, Daniel Palomino, Guilherme Corrêa, Luciano Agostini:
A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor. 93-96 - Hanssel Morales, Ckristian Duran, Elkim Roa:
A Low-Area Direct Memory Access Controller Architecture for a RISC-V Based Low-Power Microcontroller. 97-100 - Kamlakannan Kamalavasan, Ratnasegar Natheesan, Kathirgamaraja Pradeep, Sivakumaran Gowthaman, Sivakaneshan Aravinth, Ajith Pasqual:
FPGA IP for Real-time 4K HDR Image Decoding in VR Devices. 101-104 - Esteban Garzón, Felix Chavez, Diego Jaramillo, Luis Sanchez, Sofia Lara, Carlos Macias, Eliana Acurio, Luis-Miguel Procel, Lionel Trojman, Etienne Sicard:
Microprocessor Design with a Direct Bluetooth Connection in 45 nm Technology Using Microwind. 105-108 - Rodrigo Wrege, Márcio Cherem Schneider, Janaina Gonçalves Guimarães, Carlos Galup-Montoro:
ISFETs: theory, modeling and chip for characterization. 109-112 - O. A. Ordóñez-Bolaños, J. F. Gómez-Lara, Miguel A. Becerra, Diego Hernán Peluffo-Ordóñez, C. M. Duque-Mejía, D. Medrano-David, Cristian Mejía-Arboleda:
Recognition of emotions using ICEEMD-based characterization of multimodal physiological signals. 113-116 - Patricia Gonzalez-Guerrero, Xinfei Guo, Mircea R. Stan:
ASC-FFT: Area-Efficient Low-Latency FFT Design Based on Asynchronous Stochastic Computing. 117-120 - Gabriel Ganzer, Marcelo Daniel Berejuck:
Dedicated monitoring service without routing mitigation for Networks-on-Chip. 121-124 - Alexander López-Parrado, Alexander Vera-Tasama, Juan Felipe Medina Lee, Duvier de Jesus Bohorquez-Palacio:
Analog-to-Information Converter Based on Off-the-Shelf Components and SoC-FPGA. 125-128 - Nestor Roqueiro, Carlos Alberto Claumann, Antoni Guillamón, Enric Fossas:
A Black-box Model for Neurons. 129-132 - Kaya Demir, Salih Ergun:
Analytical Modeling of Chaotic Sampling of Regular Waveform for Random Number Generation. 133-136 - Rodrigo N. Wuerdig, Marcos L. L. Sartori, Ney Laert Vilar Calazans:
Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT Variations. 137-140 - Alexandre de Vasconcelos Cardoso, Nadia Nedjah, Luiza de Macedo Mourelle:
Accelerating Template Matching for Efficient Object Tracking. 141-144 - Guilherme Apolinario Silva Novaes, Luiz Carlos Moreira, Wang Jiang Chau:
Mapping and Placement in NoC-based Reconfigurable Systems Using an Adaptive Tabu Search Algorithm. 145-148 - Andre Saldanha Oliveira, Julia Casarin Puget, Carolina Metzler, Ricardo Reis:
Clip Clustering for Early Lithographic Hotspot Classification. 149-152 - Tiago S. Curtinhas, Duarte Lopes de Oliveira, Gracieth Cavalcanti Batista, Vitor L. V. Torres, Leonardo Romano:
A State Assignment Method for Extended Burst-Mode gC Finite State Machines Based on Genetic Algorithm. 153-156 - Haris Chaudhry, Mario Raffo-Jara, Carlos Silva Cárdenas, Cristopher Villegas:
A Dependency-Free Real-Time UHD Architecture for the Initial Stage of HEVC Motion Estimation. 157-160 - A. F. Jaramillo Alvarado, Alfonso Torres-Jácome, Francisco Javier de la Hidalga Wade, Emmanuel Torres-Rios:
A Novel Model for the Resonance Frequency in Lamb Wave Resonators based on AlN. 161-164 - Luiz Carlos Moreira, Jose Fontebasso Neto, Walter Silva Oliveira, Thiago Ferauche, Guilherme Apolinario Silva Novaes:
A Pseudo-Raised Cosine IR-UWB pulse generator with adaptive PSD using 130nm CMOS process. 165-168 - Michel R. Machado, Tiago Ribas Junior, Michele R. Silva, Joao B. Martins:
Smart Water Management System using the Microcontroller ZR16S08 as IoT Solution. 169-172 - Luisa Fernanda Dovale, Juan Sebastian Moya, Elkim Roa:
A Programmable and Low-Area On-Die Termination for High-Speed Interfaces. 173-176 - Duarte Lopes de Oliveira, Orlando Verducci Jr., Vitor L. V. Torres, Gracieth Cavalcanti Batista, Robson L. Moreno, Leonardo Romano:
An Implementation of Extended Burst-Mode Specifications as Quasi Delay Insensitive State Machines. 177-180 - Daniel Rodriguez, Carlos Bernal, Guillermo J. Serrano:
On-Chip Solar Energy Harvesting System Using Substrate Diode PV Cell and Fractional Open Circuit Voltage MPPT Implementation. 181-184 - Luis E. Rueda G., Nestor Cuevas, Elkim Roa:
An Ultra-Low Power Multi-Level Power-on Reset for Fine-Grained Power Management Strategies. 185-188 - Walter Julián Gil-González, Oscar Danilo Montoya, Alejandro Garcés, Federico Martin Serra, Guillermo Magaldi:
Output Voltage Regulation For dc-dc Buck Converters: a Passivity-Based PI Design. 189-192 - Alfredo G. Tobon, Harold R. Chamorro, Francisco Gonzalez-Longatt, Vijay K. Sood:
Reliability Assessment in Transmission Considering Intermittent Energy Resources. 193-196 - Giovanna Bonafe Bernardi, Tales Cleber Pimenta, Robson Luiz Moreno:
A Simplified Tool for Testing of Feature Selection and Classification Algorithms in Motor Imagery of Right and Left Hands of EEG Signals. 197-200 - Mehran Mozaffari Kermani, Siavash Bayat Sarmadi, A.-Bon E. Ackie, Reza Azarderakhsh:
High-Performance Fault Diagnosis Schemes for Efficient Hash Algorithm BLAKE. 201-204 - M. T. Kousoulis, Constantine A. Coutras, G. E. Antoniou:
4D Bidirectional Lattice Digital Filters. 205-208 - Carlos J. Franco-Tinoco, Ricardo Astro-Bohorquez, Daniel Garcia-Mora:
A Signal Reconstruction Technique For Power Delivery Analysis. 209-212 - Thiago P. Mussolini, Filipe Guimarães Russo Ramos, Robson L. Moreno, Tales Cleber Pimenta:
Development of Foundation Fieldbus H1 Controller IC. 213-216 - Alan Cadore Pinheiro, Jarbas A. N. Silveira, Daniel A. B. Tavares, Felipe G. A. e Silva, César A. M. Marcon:
Optimized Fault-Tolerant Buffer Design for Network-on-Chip Applications. 217-220 - Burak Acar, Salih Ergun:
A Digital Random Number Generator Based on Irregular Sampling of Regular Waveform. 221-224 - Higor A. Delsoto, Duarte Lopes de Oliveira, Gracieth Cavalcanti Batista, Diego A. Silva, Leonardo Romano:
A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications. 225-228 - Julio Pérez Acle, Ernesto Sánchez, Matteo Sonza Reorda:
About Performance Faults in Microprocessor Core in-field Testing. 229-232 - Wilmer Ramirez, Héctor Gómez, Elkim Roa:
On UVM Reliability in Mixed-Signal Verification. 233-236 - Marcos Santana Farias, Nadia Nedjah, Paulo Victor R. de Carvalho:
Resilient Hardware Design for Critical Systems. 237-240 - Antonio Jose Sobrinho de Sousa, Fernando Martins Cardoso, Kelvin Kefren Carvalho Feitosa Nunes, Fabian Souza de Andrade, Gabriele Costa Goncalves, Edson Pinto Santana, Ana Isabela Araújo Cunha:
A Very Compact CMOS Analog Multiplier for Application in CNN Synapses. 241-244 - Mateus Leme, Luciano Almeida Braatz, Daniel Palomino, Luciano Agostini, Marcelo Schiavon Porto:
Low-Power and High-Throughput Approximate 4×4 DCT Hardware Architecture. 245-248 - Jose L. Ramirez, Joao P. Tiol, Diego Deotti, Fabiano Fruett:
Delta-Sigma modulated output temperature sensor for 1V voltage supply. 249-252 - Rene Moreno Timbo, Hamilton Klimach, Eric E. Fabris:
A 130 nm CMOS LNA for Satellite Application. 253-256
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:18 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
