Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID3. PACS 2003: San Diego, CA, USA
- Babak Falsafi, T. N. Vijaykumar:
Power-Aware Computer Systems, Third International Workshop, PACS 2003, SanDiego, CA, USA, December 1, 2003, Revised Papers. Lecture Notes in Computer Science 3164, Springer 2004, ISBN 3-540-24031-4
Compilers
- Yao Guo, Saurabh Chheda, Csaba Andras Moritz:
Runtime Biased Pointer Reuse Analysis and Its Application to Energy Efficiency. 1-12 - Jerry Hom, Ulrich Kremer:
Inter- rogram Compilation for Disk Energy Reduction. 13-25
Embedded Systems
- Robert N. Mayo, Parthasarathy Ranganathan:
Energy Consumption in Mobile Devices: Why Future Systems Need Requirements-Aware Energy Scale-Down. 26-40 - Manish Verma, Lars Wehmeyer, Peter Marwedel:
Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems. 41-56 - Ye Wen, Richard Wolski, Chandra Krintz:
Online Prediction of Battery Lifetime for Embedded and Mobile Devices. 57-72 - John Y. Oliver, Ravishankar Rao, Paul Sultana, Jedidiah R. Crandall, Erik Czernikowski, Leslie W. Jones IV, Dean Copsey, Diana Keen, Venkatesh Akella, Frederic T. Chong:
Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based Embedded Architecture. 73-85 - Wajahat Qadeer, Tajana Simunic Rosing, John Ankcorn, Venky Krishnan, Giovanni De Micheli:
Heterogeneous Wireless Network Management. 86-100
Microarchitectural Techniques
- Daniel Citron, Dror G. Feitelson
:
"Look It Up" or "Do the Math": An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization. 101-116 - Soraya Ghiasi, Wesley M. Felter:
CPU Packing for Multiprocessor Power Reduction. 117-131 - John S. Seng, Dean M. Tullsen:
Exploring the Potential of Architecture-Level Power Optimizations. 132-147 - Weiping Liao, Lei He:
Coupled Power and Thermal Simulation with Active Cooling. 148-163
Cache and Memory Systems
- Xiaobo Fan, Carla Schlatter Ellis, Alvin R. Lebeck:
The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling. 164-179 - Rajeev Balasubramonian, Viji Srinivasan, Sandhya Dwarkadas, Alper Buyuktosunoglu:
Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches. 180-195 - Roni Rosner, Yoav Almog, Micha Moffie, Naftali Schwartz, Avi Mendelson:
PARROT: Power Awareness Through Selective Dynamically Optimized Traces. 196-214
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-19 19:18 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
