![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
Integration, Volume 56
Volume 56, January 2017
- Jubin Mitra, Tapan Kumar Nayak:
Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32. 1-14 - Jonathan Frey, Qiaoyan Yu:
A hardened network-on-chip design using runtime hardware Trojan mitigation methods. 15-31 - Aiman H. El-Maleh
:
A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization. 32-43 - George K. Papakonstantinou:
Exclusive or Sum of Complex Terms expressions minimization. 44-52 - Jun Chen, Benqing Guo, Boyang Zhang, Guangjun Wen:
An inductorless wideband common-gate LNA with dual capacitor cross-coupled feedback and negative impedance techniques. 53-60 - Patrick W. C. Ho, Haider Abbas F. Almurib
, T. Nandha Kumar:
Configurable memristive logic block for memristive-based FPGA architectures. 61-69 - Milad Kaboli, Behzad Ghanavati, Majid Akhlaghi:
A new CMOS pseudo approximation exponential function generator by modified particle swarm optimization algorithm. 70-76 - Mohsen Shahghasemi, Mohammad Yavari
:
MASH ΣΔ modulators with a noise-shaped two-step ADC in the second stage. 77-85 - Joohan Kim, Taewhan Kim:
Boundary optimization of buffered clock trees for low power. 86-95 - Tao Liu, Hui Guo, Sri Parameswaran
, Xiaobo Sharon Hu
:
iCETD: An improved tag generation design for memory data authentication in embedded processor systems. 96-104 - Aijiao Cui, Yanhui Luo, Huawei Li, Gang Qu:
Why current secure scan designs fail and how to fix them? 105-114 - Rickard Ewetz, Cheng-Kok Koh:
Fast clock scheduling and an application to clock tree synthesis. 115-127 - Samin Ebrahim Sorkhabi, Lihong Zhang:
Automated topology synthesis of analog and RF integrated circuits: A survey. 128-138 - Achira Pal, Atal Chaudhuri
, Rajat Kumar Pal, Alak Kumar Datta:
Hardness of crosstalk minimization in two-layer channel routing. 139-147 - Maryam Dehbashian, Mohammad Maymandi-Nejad:
A new hybrid algorithm for analog ICs optimization based on the shrinking circles technique. 148-166 - Xinfei Guo
, Mircea R. Stan
:
Implications of accelerated self-healing as a key design knob for cross-layer resilience. 167-180
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.