default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Systems Architecture, Volume 50
Volume 50, Number 1, January 2004
- Slo-Li Chu, Tsung-Chuan Huang:
SAGE: an automatic analyzing system for a new high-performance SoC architecture--processor-in-memory. 1-15 - Enzo Mumolo, M. Savron:
Reducing disk I/O times using anticipatory movements of the disk head. 17-33 - Elizabeth Suet Hing Tse:
Switch fabric architecture analysis for a scalable bi-directionally reconfigurable IP router. 35-60
Volume 50, Numbers 2-3, February 2004
- Axel Jantsch, Johnny Öberg, Hannu Tenhunen:
Special issue on networks on chip. 61-63 - Jian Liu, Li-Rong Zheng, Hannu Tenhunen:
Interconnect intellectual property for Network-on-Chip (NoC). 65-79 - Terry Tao Ye
, Luca Benini, Giovanni De Micheli:
Packetization and routing analysis of on-chip multiprocessor networks. 81-104 - Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny:
QNoC: QoS architecture and design process for network on chip. 105-128 - Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Riccardo Locatelli, Giuseppe Maruccia, Francesco Papariello:
OCCN: a NoC modeling framework for design exploration. 129-163
Volume 50, Number 4, March 2004
- Chong-Won Park, Jin-Won Park:
A multiple disk failure recovery scheme in RAID systems. 169-175 - Gwo-Jong Yu, Chih-Yung Chang, Tzung-Shi Chen:
Task migration in n-dimensional wormhole-routed mesh multicomputers. 177-192 - Prasanta K. Jana:
Multi-mesh of trees with its parallel algorithms. 193-206 - Juan M. Orduña, Federico Silla, José Duato:
On the development of a communication-aware task mapping technique. 207-220 - Abderezak Touzene:
Optimal all-ports collective communication algorithms for the k-ary n-cube interconnection networks. 221-231
Volume 50, Number 5, April 2004
- Cristiana Bolchini, Fred J. Meyer:
Guest editorial. 237-238 - Matteo Sonza Reorda, Massimo Violante:
Efficient analysis of single event transients. 239-246 - Kedarnath J. Balakrishnan, Nur A. Touba:
Matrix-based software test data decompression for systems-on-a-chip. 247-256 - Ozgur Sinanoglu, Alex Orailoglu:
Fast and energy-frugal deterministic test through efficient compression and compaction techniques. 257-266 - Xiaoling Sun, K. Ogden, H. Chan, Pieter M. Trouborst:
A novel FPGA local interconnect test scheme and automatic TC derivation/generation. 267-280 - Minsu Choi, Nohpill Park, Vincenzo Piuri, Yong-Bin Kim, Fabrizio Lombardi:
Balanced dual-stage repair for dependable embedded memory cores. 281-285 - Sagar S. Sabade, D. M. H. Walker:
IDDQ data analysis using neighbor current ratios. 287-294
Volume 50, Number 6, June 2004
- Seungmin Baek, Hwakyung Rim, Sungchun Kim:
Socket-based RR scheduling scheme for tightly coupled clusters providing single-name images. 299-308 - Diogo R. Ferreira, João José Pinto Ferreira:
Developing a reusable workflow engine. 309-324 - Marco Ajmone Marsan, Khalid Al-Begain, Rossano Gaeta:
On the performance analysis of ABR in ATM LANs with Stochastic Petri Nets. 325-343 - Giancarlo Alfonsi, Lorenzo Muttoni:
Performance evaluation of a Windows NT based PC cluster for high performance computing. 345-359
Volume 50, Number 7, July 2004
- Lawrence Chung, Nary Subramanian:
Adaptable system/software architectures. 365-366 - Wan M. N. Wan-Kadir, Pericles Loucopoulos:
Relating evolving business rules to software design. 367-382 - Mika Korhonen, Tommi Mikkonen:
Assessing systems adaptability to a product family. 383-392 - Alberto Sillitti, Andrea Janes, Giancarlo Succi, Tullio Vernazza:
Measures for mobile users: an architecture. 393-405 - Patricia Paderewski-Rodríguez, Juan Jesús Torres Carbonell, María José Rodríguez-Fórtiz, Nuria Medina-Medina, Fernando Molina-Ortiz:
A Software System evolutionary and adaptive framework: application to Agent-based systems. 407-416 - Masaki Murakami:
A model of runtime transformation for distributed systems based on directed acyclic graph model. 417-425 - Vespe Savikko:
Generative and incremental implementation for a scripting interface. 427-439
Volume 50, Number 8, August 2004
- Lech Józwiak, Aleksander Slusarczyk:
General decomposition of incompletely specified sequential machines with multi-state behavior realization. 445-492 - Alberto Bartoli:
Implementing a replicated service with group communication. 493-519
Volume 50, Number 9, September 2004
- Chunlin Li, Layuan Li:
The use of economic agents under price driven mechanism in grid resource management. 521-535 - Håkan Grahn, Per Stenström:
A comparative evaluation of hardware-only and software-only directory protocols in shared-memory multiprocessors. 537-561 - Mohamed Ould-Khaoua, Samia Loucif, Fethi A. Rabhi:
On the performance of multicomputer interconnection networks. 563-574 - Yuh-Shyan Chen, Chao-Yu Chiang, Che-Yi Chen:
Multi-node broadcasting in all-ported 3-D wormhole-routed torus using an aggregation-then-distribution strategy. 575-589
Volume 50, Number 10, October 2004
- Fathi Tenzekhti, Khaled Day, Mohamed Ould-Khaoua:
Replication algorithms for the World-Wide Web. 591-605 - Peng Li, Binoy Ravindran:
Efficiently tolerating failures in asynchronous real-time distributed systems. 607-621 - Mehmet Hakan Karaata:
Stabilizing ring clustering. 623-634 - K. Sridharan, T. K. Priya:
A parallel algorithm for constructing reduced visibility graph and its FPGA implementation. 635-644
Volume 50, Number 11, November 2004
- Mohamed F. Younis, Mohamed Aboutabl, Daeyoung Kim:
Software environment for integrating critical real-time control systems. 649-674 - Glenn Reinman, Brad Calder:
Using a serial cache for energy efficient instruction fetching. 675-685 - Oswaldo Cadenas, Graham M. Megson:
A clocking technique for FPGA pipelined designs. 687-696 - Khaled Day:
Optical transpose k-ary n-cube networks. 697-705
Volume 50, Number 12, December 2004
- Giacinto Paolo Saggese, Luigi Romano, Nicola Mazzocca, Antonino Mazzeo:
A tamper resistant hardware accelerator for RSA cryptographic applications. 711-727 - Weng-Long Chang, Chih-Ping Chu, Michael (Shan-Hui) Ho:
Exploitation of parallelism to nested loops with dependence cycles. 729-742 - K. Vijayan Asari:
Design of an efficient VLSI architecture for non-linear spatial warping of wide-angle camera images. 743-755
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-09 00:13 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
