default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroprocessors and Microsystems, Volume 57
Volume 57, March 2018
- Mehdi Abadi, Slavisa Jovanovic
, Khaled Ben Khalifa, Serge Weber, Mohamed Hédi Bedoui:
A scalable and adaptable hardware NoC-based self organizing map. 1-14 - M. Vinodhini, N. S. Murty:
Reliable low power NoC interconnect. 15-22 - Arunachalam Venkatesan, Alex Noel Joseph Raj, Naveen Hampannavar, C. B. Bidul:
Efficient dual-precision floating-point fused-multiply-add architecture. 23-31 - Tassadaq Hussain:
Memory resources aware run-time automated scheduling policy for multi-core systems. 32-41 - Madhava Krishnan Ramanathan, Wei-Ming Lin:
A controlled fetching technique for effective management of shared resources in SMT processors. 42-51 - Hamed Norouzi, Mostafa E. Salehi:
Evolutionary design for energy-efficient approximate digital circuits. 52-64 - Sungho Kim, Sang-Ho Hwang, Jong Wook Kwak:
Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory. 65-75 - Jianhua Li, Han Li, Yongliang Hu, Gaobiao Wu:
Topology generation and performance enhancement based on channel assignment optimization for hybrid wireless NoC with large system size. 76-88
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:19 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
