default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Micro, Volume 17
Volume 17, Number 1, January / February 1997
- Shane M. Greenstein:
How coinvention shapes our market. 2-3 - Richard Mateosian:
Looking Back, Looking Ahead. 4-6 - Stefanos N. Damianakis, Angelos Bilas
, Cezary Dubnicki, Edward W. Felten:
Client-server computing on Shrimp. 8-18 - Richard B. Gillett, Richard Kaufmann:
Using the Memory Channel Network. 19-25 - Nick McKeown, Martin Izzard, Adisak Mekkittikul, William Ellersick, Mark Horowitz:
Tiny Tera: a packet switch core. 26-33 - Mike Galles:
Spider: a high-speed network interconnect. 34-39 - David J. Skellern, L. H. Charles Lee, Tom McDermott, Neil Weste, John Dalton, Jeffrey Graham, Tan F. Wong, Andrew Myles, Terence M. Percival, Philip J. Ryan:
A high-speed wireless LAN. 40-47 - William J. Dally, John W. Poulton:
Transmitter equalization for 4-Gbps signaling. 48-56 - Fadi N. Sibai, Sunil D. Kulkarni:
A time-multiplexed reconfigurable neuroprocessor. 58-65 - Alessandra Costa, Alessandro De Gloria, Fabrizio Giudici, Mauro Olivieri:
Fuzzy logic microcontroller. 66-74 - Richard H. Stern:
Shrink-wrap license restrictions-preempted? 75-78
Volume 17, Number 2, March / April 1997
- Winfried W. Wilcke, Robert B. Garner:
Celebrating Chips and Architectures [Guest Editor's Introduction]. 9-10 - Martin Randall:
Talisman: multimedia for the PC. 11-19 - Paul Kalapathy:
Hardware-software interactions on Mpact. 20-26 - Ashok Kumar:
The HP PA-8000 RISC CPU. 27-32 - David A. Patterson, Thomas E. Anderson, Neal Cardwell, Richard Fromm, Kimberly Keeton, Christoforos E. Kozyrakis, Randi Thomas, Katherine A. Yelick:
A case for intelligent RAM. 34-44 - J. Michael O'Connor, Marc Tremblay:
picoJava-I: the Java virtual machine in hardware. 45-53 - Alexei L. Semenov, Albert Koelmans, Lee Lloyd, Alexandre Yakovlev:
Designing an asynchronous processor using Petri nets. 54-64 - Alfredo Sanz:
A unified tool for fuzzy/neural network systems. 65-69 - Gary S. Robinson:
Active Standards Projects [Micro Standards]. 70-75 - Richard Mateosian:
Big Changes [Micro Review]. 4-77 - Shane M. Greenstein:
It has bugs, but the games are out of this world [DP industry]. 5-6 - Richard H. Stern:
AOL: essential for sending junk e-mail? 7-8 - M. Weatherford:
MOSIS eyes the future. 80
Volume 17, Number 3, May / June 1997
- Richard Mateosian:
Real SIPs. 3-5 - Richard H. Stern:
Content providers: "I was framed" [copyright]. 7-9 - Ken Urquhart:
Guest Editor's Introduction - Java's Open Future. 10-13 - Li Gong:
Java security: present and near future. 14-19 - Vartan Piroumian:
Internationalization support in Java. 20-29 - D. Stuart Ritchie:
Systems programming in Java. 30-35 - Timothy Cramer, Richard Friedman, Terrence Miller, David Seberger, Robert Wilson, Mario Wolczko:
Compiling Java just in time. 36-43 - Ann Wollrath, Jim Waldo, Roger Riggs:
Java-centric distributed computing. 44-53 - Bruce R. Montague:
JN: OS for an embedded Java network computer. 54-60 - Vincenzo Catania, Michele Malgeri, Marco Russo:
Applying fuzzy logic to codesign partitioning. 62-70 - Shane M. Greenstein:
Let play monopoly [computing industry]. 73-74
Volume 17, Number 4, July / August 1997
- Shane M. Greenstein:
The biology of technology. 3-5 - Gary S. Robinson:
IEEE Standards Development. 5-6 - Richard Mateosian:
Summer Fun. 7-8 - Richard Mateosian:
Bebop Bytes Back: An Unconventional Guide To Computers. 8, 78 - Dave Jaggar:
Arm Architecture And Systems. 9-11 - Simon Segars:
ARM7TDMI power consumption. 12-19 - David Flynn:
AMBA: enabling reusable on-chip designs. 20-27 - Richard W. Earnshaw, Lee D. Smith, Kevin Welton:
Challenges in cross-development [single chip microprocessors]. 28-36 - Dave Walsh:
Reducing system cost with software modems. 37-43 - Lyle Adams, Michael Ou:
Processor integration in a disk controller. 44-48 - George Milne, Ashis Khan, Simon Rayne, Juha Christensen:
Microcontroller design advantages for portable computing. 49-55 - Peter Soderquist, Miriam Leeser:
Division and square root: choosing the right implementation. 56-66 - Cosimo Antonio Prete, Marco Graziano, Francesco Lazzarini:
The ChARM tool for tuning embedded systems. 67-76 - Richard H. Stern:
It's not enough to be right [copyright]. 77-78
Volume 17, Number 5, September / October 1997
- Richard H. Stern:
Micro law: paradigms lost. 3-4 - Shane M. Greenstein:
Micro economics: contrasting opinions about convergence. 7-8 - Gary S. Robinson:
Micro standards: truth and specious urban myths. 9-10 - Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, Rebecca L. Stamm, Dean M. Tullsen:
Simultaneous multithreading: a platform for next-generation processors. 12-19 - Roger Espasa, Mateo Valero:
Exploiting instruction- and data-level parallelism. 20-27 - Dezsö Sima:
Superscalar instruction issue. 28-39 - Chenxi Zhang, Xiaodong Zhang, Yong Yan:
Two fast and high-associativity cache schemes. 40-49 - Ramón González Carvajal, Antonio Torralba, Leopoldo García Franquelo:
AFAN: tool for optimizing fuzzy controllers. 50-54 - R. Suresh Babu, B. B. Biswas, G. Govindarajan:
Developing highly reliable software. 56-63 - Michel Cekleov, Michel Dubois:
Virtual-address caches. Part 1: problems and solutions in uniprocessors. 64-71 - Richard Mateosian:
Making Systems. 74-76 - J. R. Hurt:
OMI's Collaborative Approach. 80-79
Volume 17, Number 6, November / December 1997
- Richard H. Stern:
US vs. Microsoft (again)-the browser war. 2-5 - Shane M. Greenstein:
The software industry through an academic looking glass. 6-7 - Ken Sakamura:
Guest Editor's Introduction: Advanced Dram Technology. 8-9 - Yasunao Katayama:
Trends in semiconductor memories. 10-17 - Richard Crisp:
Direct RAMbus technology: the new main memory standard. 18-28 - Peter Gillingham, Bill Vogley:
SLDRAM: high-performance, open-standard memory. 29-39 - Yasuhiro Nunomura, Toru Shimizu, Osamu Tomisawa:
M32R/D-integrating DRAM and microprocessor. 40-48 - Ichiro Sase, Nobuyuki Shimizu, Takashi Yoshikawa:
Multimedia LSI accelerator with embedded DRAM. 49-54 - Doug Burger, James R. Goodman, Alain Kägi:
Limited bandwidth to affect processor design. 55-62 - Robert L. Geiger, James D. Solomon, Kenneth J. Crisler:
Wireless network extension using mobile IP. 63-68 - Michel Cekleov, Michel Dubois:
Virtual-address caches.2. Multiprocessor issues. 69-74 - Gary S. Robinson:
ANSI's role in standards development. 84-85 - Richard Mateosian:
New Versions. 86-88
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-09 23:27 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
