Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Jeffrey J. Cook
@inproceedings{DBLP:conf/fpga/NurvitadhiCMMNC18,
author = {Eriko Nurvitadhi and
Jeffrey J. Cook and
Asit K. Mishra and
Debbie Marr and
Kevin Nealis and
Philip Colangelo and
Andrew C. Ling and
Davor Capalija and
Utku Aydonat and
Sergey Y. Shumarayev and
Aravind Dasu},
editor = {Jason Helge Anderson and
Kia Bazargan},
title = {In-Package Domain-Specific ASICs for Intel{\textregistered} Stratix{\textregistered}
10 FPGAs: {A} Case Study of Accelerating Deep Learning Using TensorTile
ASIC(Abstract Only)},
booktitle = {Proceedings of the 2018 {ACM/SIGDA} International Symposium on Field-Programmable
Gate Arrays, {FPGA} 2018, Monterey, CA, USA, February 25-27, 2018},
pages = {287},
publisher = {{ACM}},
year = {2018},
url = {https://doi.org/10.1145/3174243.3174966},
doi = {10.1145/3174243.3174966},
timestamp = {Sat, 28 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpga/NurvitadhiCMMNC18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/NurvitadhiCMMNC18,
author = {Eriko Nurvitadhi and
Jeffrey J. Cook and
Asit K. Mishra and
Debbie Marr and
Kevin Nealis and
Philip Colangelo and
Andrew C. Ling and
Davor Capalija and
Utku Aydonat and
Aravind Dasu and
Sergey Y. Shumarayev},
title = {In-Package Domain-Specific ASICs for Intel{\textregistered} Stratix{\textregistered}
10 FPGAs: {A} Case Study of Accelerating Deep Learning Using TensorTile
{ASIC}},
booktitle = {28th International Conference on Field Programmable Logic and Applications,
{FPL} 2018, Dublin, Ireland, August 27-31, 2018},
pages = {106--110},
publisher = {{IEEE} Computer Society},
year = {2018},
url = {https://doi.org/10.1109/FPL.2018.00027},
doi = {10.1109/FPL.2018.00027},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/NurvitadhiCMMNC18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iclr/MishraNCM18,
author = {Asit K. Mishra and
Eriko Nurvitadhi and
Jeffrey J. Cook and
Debbie Marr},
title = {{WRPN:} Wide Reduced-Precision Networks},
booktitle = {6th International Conference on Learning Representations, {ICLR} 2018,
Vancouver, BC, Canada, April 30 - May 3, 2018, Conference Track Proceedings},
publisher = {OpenReview.net},
year = {2018},
url = {https://openreview.net/forum?id=B1ZvaaeAZ},
timestamp = {Thu, 25 Jul 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iclr/MishraNCM18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/MishraCNM17,
author = {Asit K. Mishra and
Jeffrey J. Cook and
Eriko Nurvitadhi and
Debbie Marr},
title = {{WRPN:} Training and Inference using Wide Reduced-Precision Networks},
journal = {CoRR},
volume = {abs/1704.03079},
year = {2017},
url = {http://arxiv.org/abs/1704.03079},
eprinttype = {arXiv},
eprint = {1704.03079},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/MishraCNM17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/corr/abs-1709-01134,
author = {Asit K. Mishra and
Eriko Nurvitadhi and
Jeffrey J. Cook and
Debbie Marr},
title = {{WRPN:} Wide Reduced-Precision Networks},
journal = {CoRR},
volume = {abs/1709.01134},
year = {2017},
url = {http://arxiv.org/abs/1709.01134},
eprinttype = {arXiv},
eprint = {1709.01134},
timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/corr/abs-1709-01134.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@phdthesis{DBLP:phd/us/Cook11,
author = {Jeffrey J. Cook},
title = {Scaling short read de novo {DNA} sequence assembly to gigabase genomes},
school = {University of Illinois Urbana-Champaign, {USA}},
year = {2011},
url = {https://hdl.handle.net/2142/24291},
timestamp = {Thu, 05 Oct 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/phd/us/Cook11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/GreskampWKCTCZ09,
author = {Brian Greskamp and
Lu Wan and
Ulya R. Karpuzcu and
Jeffrey J. Cook and
Josep Torrellas and
Deming Chen and
Craig B. Zilles},
title = {Blueshift: Designing processors for timing speculation from the ground
up},
booktitle = {15th International Conference on High-Performance Computer Architecture
{(HPCA-15} 2009), 14-18 February 2009, Raleigh, North Carolina, {USA}},
pages = {213--224},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/HPCA.2009.4798256},
doi = {10.1109/HPCA.2009.4798256},
timestamp = {Wed, 16 Oct 2019 14:14:50 +0200},
biburl = {https://dblp.org/rec/conf/hpca/GreskampWKCTCZ09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ispass/CookZ09,
author = {Jeffrey J. Cook and
Craig B. Zilles},
title = {Characterizing and optimizing the memory footprint of de novo short
read {DNA} sequence assembly},
booktitle = {{IEEE} International Symposium on Performance Analysis of Systems
and Software, {ISPASS} 2009, April 26-28, 2009, Boston, Massachusetts,
USA, Proceedings},
pages = {143--152},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/ISPASS.2009.4919646},
doi = {10.1109/ISPASS.2009.4919646},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ispass/CookZ09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsn/CookZ08,
author = {Jeffrey J. Cook and
Craig B. Zilles},
title = {A characterization of instruction-level error derating and its implications
for error detection},
booktitle = {The 38th Annual {IEEE/IFIP} International Conference on Dependable
Systems and Networks, {DSN} 2008, June 24-27, 2008, Anchorage, Alaska,
USA, Proceedings},
pages = {482--491},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/DSN.2008.4630119},
doi = {10.1109/DSN.2008.4630119},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsn/CookZ08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/KujothWCGC07,
author = {Richard B. Kujoth and
Chi{-}Wei Wang and
Jeffrey J. Cook and
Derek B. Gottlieb and
Nicholas P. Carter},
title = {A wire delay-tolerant reconfigurable unit for a clustered programmable-reconfigurable
processor},
journal = {Microprocess. Microsystems},
volume = {31},
number = {2},
pages = {146--159},
year = {2007},
url = {https://doi.org/10.1016/j.micpro.2006.03.001},
doi = {10.1016/J.MICPRO.2006.03.001},
timestamp = {Mon, 18 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/mam/KujothWCGC07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/WangCKCG05,
author = {Chi{-}Wei Wang and
Nicholas P. Carter and
Richard B. Kujoth and
Jeffrey J. Cook and
Derek B. Gottlieb},
editor = {Tero Rissa and
Steven J. E. Wilton and
Philip Heng Wai Leong},
title = {Exploiting Pipelining to Tolerate Wire Delays in a Programmable-Reconfigurable
Processor},
booktitle = {Proceedings of the 2005 International Conference on Field Programmable
Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005},
pages = {57--64},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/FPL.2005.1515699},
doi = {10.1109/FPL.2005.1515699},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/WangCKCG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/KujothWGCC04,
author = {Richard B. Kujoth and
Chi{-}Wei Wang and
Derek B. Gottlieb and
Jeffrey J. Cook and
Nicholas P. Carter},
editor = {Russell Tessier and
Herman Schmit},
title = {A reconfigurable unit for a clustered programmable-reconfigurable
processor},
booktitle = {Proceedings of the {ACM/SIGDA} 12th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2004, Monterey, California, USA,
February 22-24, 2004},
pages = {200--209},
publisher = {{ACM}},
year = {2004},
url = {https://doi.org/10.1145/968280.968309},
doi = {10.1145/968280.968309},
timestamp = {Tue, 06 Nov 2018 16:58:22 +0100},
biburl = {https://dblp.org/rec/conf/fpga/KujothWGCC04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/CookBGC03,
author = {Jeffrey J. Cook and
Lee Baugh and
Derek B. Gottlieb and
Nicholas P. Carter},
title = {Mapping computation kernels to clustered programmable-reconfigurable
processors},
booktitle = {Proceedings of the 2003 {IEEE} International Conference on Field-Programmable
Technology, Tokyo, Japan, {FPT} 2003, December 15-17, 2003},
pages = {435--438},
publisher = {{IEEE}},
year = {2003},
url = {https://doi.org/10.1109/FPT.2003.1275796},
doi = {10.1109/FPT.2003.1275796},
timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
biburl = {https://dblp.org/rec/conf/fpt/CookBGC03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/WalstromCGFWC02,
author = {Joshua D. Walstrom and
Jeffrey J. Cook and
Derek B. Gottlieb and
Steve Ferrera and
Chi{-}Wei Wang and
Nicholas P. Carter},
title = {The Design of the Amalgam Reconfigurable Cluster},
booktitle = {10th {IEEE} Symposium on Field-Programmable Custom Computing Machines
{(FCCM} 2002), 22-24 April 2002, Napa, CA, USA, Proceedings},
pages = {309--310},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/FPGA.2002.1106696},
doi = {10.1109/FPGA.2002.1106696},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/WalstromCGFWC02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/CookGWFWC02,
author = {Jeffrey J. Cook and
Derek B. Gottlieb and
Joshua D. Walstrom and
Steve Ferrera and
Chi{-}Wei Wang and
Nicholas P. Carter},
title = {Mapping Algorithms to the Amalgam Programmable-Reconfigurable Processor},
booktitle = {10th {IEEE} Symposium on Field-Programmable Custom Computing Machines
{(FCCM} 2002), 22-24 April 2002, Napa, CA, USA, Proceedings},
pages = {311},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/FPGA.2002.1106697},
doi = {10.1109/FPGA.2002.1106697},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/CookGWFWC02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/GottliebCWFWC02,
author = {Derek B. Gottlieb and
Jeffrey J. Cook and
Joshua D. Walstrom and
Steve Ferrera and
Chi{-}Wei Wang and
Nicholas P. Carter},
title = {Clustered programmable-reconfigurable processors},
booktitle = {Proceedings of the 2002 {IEEE} International Conference on Field-Programmable
Technology, {FPT} 2002, Hong Kong, China, December 16-18, 2002},
pages = {134--141},
publisher = {{IEEE}},
year = {2002},
url = {https://doi.org/10.1109/FPT.2002.1188674},
doi = {10.1109/FPT.2002.1188674},
timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
biburl = {https://dblp.org/rec/conf/fpt/GottliebCWFWC02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2023-10-06 22:09 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
