Tim Anderson

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Mujibur Rahman

> Home > Persons > Tim Anderson

Publications

2013
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/hoti/ChircaPZTWMGBHDYEGBHBBTRFJA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hoti/ChircaPZTWMGBHDYEGBHBBTRFJA13
Kai Chirca, Matthew Pierson, Joe Zbiciak, David Thompson, Daniel Wu, Shankar Myilswamy, Roger Griesmer, Kedar Basavaraj, Thomas Huynh, Akshit Dayal, Junbok You, Patrick Eyres, Yusuf Ghadiali, Todd Beck, Anthony M. Hill, Naveen Bhoria, Duc Bui, Jonathan Tran, Mujibur Rahman, Hong Fei, Shoban Jagathesan, Tim Anderson:
Heterogeneous Multi-processor Coherent Interconnect. Hot Interconnects 2013: 17-24
2012
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/DamodaranAAVGGHCBBTBRMPMOTGOMFRNWHPS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/DamodaranAAVGGHCBBTBRMPMOTGOMFRNWHPS12
Raguram Damodaran, Timothy Anderson, Sanjive Agarwala, Rama Venkatasubramanian, Michael Gill, Dhileep Gopalakrishnan, Anthony M. Hill, Abhijeet Chachad, Dheera Balasubramanian, Naveen Bhoria, Jonathan Tran, Duc Bui, Mujibur Rahman, Shriram Moharil, Matthew Pierson, Steven Mullinnix, Hung Ong, David Thompson, Krishna Gurram, Oluleye Olorode, Nuruddin Mahmood, Jose Flores, Arjun Rajagopal, Soujanya Narnur, Daniel Wu, Alan Hales, Kyle Peavy, Robert Sussman:
A 1.25GHz 0.8W C66x DSP Core in 40nm CMOS. VLSI Design 2012: 286-291
2011
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/arith/AndersonBMNRLBSDYM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arith/AndersonBMNRLBSDYM10
Timothy Anderson, Duc Bui, Shriram Moharil, Soujanya Narnur, Mujibur Rahman, Anthony Lell, Eric Biscondi, Ashish Shrivastava, Peter Dent, Mingjian Yan, Hasan Mahmood:
A 1.5 Ghz VLIW DSP CPU with Integrated Floating Point and Fixed Point Instructions in 40 nm CMOS. IEEE Symposium on Computer Arithmetic 2011: 82-86
2007
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/AgarwalaRHJMADNWGAGFCHCPVEVRKNFRMNSKWBMCNRR07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AgarwalaRHJMADNWGAGFCHCPVEVRKNFRMNSKWBMCNRR07
Sanjive Agarwala, Arjun Rajagopal, Anthony M. Hill, Mayur Joshi, Steven Mullinnix, Timothy Anderson, Raguram Damodaran, Lewis Nardini, Paul Wiley, Peter Groves, John Apostol, Michael Gill, Jose Flores, Abhijeet Chachad, Alan Hales, Kai Chirca, Krishna Panda, Rama Venkatasubramanian, Patrick Eyres, Rajasekhar Velamuri, Anand Rajaram, Manjeri Krishnan, Jonathan Nelson, Jose Frade, Mujibur Rahman, Nuruddin Mahmood, Usha Narasimha, Snehamay Sinha, Sridhar Krishnan, William Webster, Duc Bui, Shriram Moharil, Neil Common, Rejitha Nair, Rajesh Ramanujam, Monica Ryan:
A 65nm C64x+ Multi-Core DSP Platform for Communications Infrastructure. ISSCC 2007: 262-601

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.