Ney Laert Vilar Calazans

◀ ▶ joint publications with Taciano A. Rodolfo

> Home > Persons > Ney Laert Vilar Calazans

Publications

2021
[c116]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/RodolfoSMC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/RodolfoSMC21
Taciano A. Rodolfo, Marcos L. L. Sartori, Matheus T. Moreira, Ney Laert Vilar Calazans:
Quasi Delay Insensitive FIFOs: Design Choices Exploration and Comparison. ISCAS 2021: 1-5
2009
[c44]
- view
  authority control:
- export record
  dblp key:
  - conf/reconfig/RodolfoCM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/RodolfoCM09
Taciano A. Rodolfo, Ney Laert Vilar Calazans, Fernando Gehm Moraes:
Floating Point Hardware for Embedded Processors in FPGAs: Design Space Exploration for Performance and Area. ReConFig 2009: 24-29

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.