Keiko Abe

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Hiroki Noguchi

> Home > Persons > Keiko Abe

Publications

2017
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/FujitaNITNA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/FujitaNITNA17
Shinobu Fujita, Hiroki Noguchi, Kazutaka Ikegami, Susumu Takeda, Kumiko Nomura, Keiko Abe:
Novel memory hierarchy with e-STT-MRAM for near-future applications. VLSI-DAT 2017: 1-2
2016
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/NoguchiITAKKHAS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NoguchiITAKKHAS16
Hiroki Noguchi, Kazutaka Ikegami, Satoshi Takaya, Eishi Arima, Keiichi Kushida, Atsushi Kawasumi, Hiroyuki Hara, Keiko Abe, Naoharu Shimomura, Junichi Ito, Shinobu Fujita, Takashi Nakada, Hiroshi Nakamura:
7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme. ISSCC 2016: 132-133
2015
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/NoguchiIKAITSIK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NoguchiIKAITSIK15
Hiroki Noguchi, Kazutaka Ikegami, Keiichi Kushida, Keiko Abe, Shogo Itai, Satoshi Takaya, Naoharu Shimomura, Junichi Ito, Atsushi Kawasumi, Hiroyuki Hara, Shinobu Fujita:
7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. ISSCC 2015: 1-3
2014
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/FujitaNNTA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/FujitaNNTA14
Shinobu Fujita, Kumiko Nomura, Hiroki Noguchi, Susumu Takeda, Keiko Abe:
Novel nonvolatile memory hierarchies to realize "normally-off mobile processors". ASP-DAC 2014: 6-11
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/isicir/FujitaNITNA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isicir/FujitaNITNA14
Shinobu Fujita, Hiroki Noguchi, Kazutaka Ikegami, Susumu Takeda, Kumiko Nomura, Keiko Abe:
Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures. ISIC 2014: 316-319
2013
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/date/NoguchiNAFAKNMN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/NoguchiNAFAKNMN13
Hiroki Noguchi, Kumiko Nomura, Keiko Abe, Shinobu Fujita, Eishi Arima, Kyundong Kim, Takashi Nakada, Shinobu Miwa, Hiroshi Nakamura:
D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory. DATE 2013: 1813-1818

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.