Zvonko G. Vranesic

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Norman P. Jouppi

> Home > Persons > Zvonko G. Vranesic

Publications

1999
[j33]
- view
  authority control:
- export record
  dblp key:
  - journals/ijpp/FarkasCJV99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/FarkasCJV99
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning. Int. J. Parallel Program. 27(5): 327-356 (1999)
1997
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/isca/FarkasCJV97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/FarkasCJV97
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
Memory-System Design Considerations for Dynamically-Scheduled Processors. ISCA 1997: 133-143
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/micro/FarkasCJV97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/FarkasCJV97
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
The Multicluster Architecture: Reducing Cycle Time Through Partitioning. MICRO 1997: 149-159

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.