Leonard J. Shustek

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Bernard L. Peuto

> Home > Persons > Leonard J. Shustek

Publications

1998
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/isca/ShustekP98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/ShustekP98
Leonard J. Shustek, Bernard L. Peuto:
Retrospective: An Instruction Timing Model of CPU Performance. 25 Years ISCA: Retrospectives and Reprints 1998: 11-12
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isca/PeutoS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/PeutoS98
Bernard L. Peuto, Leonard J. Shustek:
An Instruction Timing Model of CPU Performance. 25 Years ISCA: Retrospectives and Reprints 1998: 152-165
1977
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/computer/PeutoS77
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/computer/PeutoS77
Bernard L. Peuto, Leonard J. Shustek:
Current Issues in the Architecture of Microprocessors. Computer 10(2): 20-25 (1977)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/isca/PeutoS77
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isca/PeutoS77
Bernard L. Peuto, Leonard J. Shustek:
An Instruction Timing Model of CPU Performance. ISCA 1977: 165-178

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.