Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Kevin Huang 0005

> Home > Persons

Person information

affiliation: Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan

Other persons with the same name

see FAQ

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2015
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/HsiehDLKTYHWH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HsiehDLKTYHWH15
Henry Hsieh, Sang H. Dhong, Cheng-Chung Lin, Ming-Zhang Kuo, Kuo-Feng Tseng, Ping-Lin Yang, Kevin Huang, Min-Jer Wang, Wei Hwang:
Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS technology. CICC 2015: 1-3
2014
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/DhongGKYLHWH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/DhongGKYLHWH14
Sang H. Dhong, Richard Guo, Ming-Zhang Kuo, Ping-Lin Yang, Cheng-Chung Lin, Kevin Huang, Min-Jer Wang, Wei Hwang:
A 0.42V Vccmin ASIC-compatible pulse-latch solution as a replacement for a traditional master-slave flip-flop in a digital SOC. CICC 2014: 1-4
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/KuoHDYLTHWH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KuoHDYLTHWH14
Ming-Zhang Kuo, Henry Hsieh, Sang H. Dhong, Ping-Lin Yang, Cheng-Chung Lin, Ryan Tseng, Kevin Huang, Min-Jer Wang, Wei Hwang:
A 16kB tile-able SRAM macro prototype for an operating window of 4.8GHz at 1.12V VDD to 10 MHz at 0.5V in a 28-nm HKMG CMOS. CICC 2014: 1-4
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vts/YangLKDLHPW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/YangLKDLHPW14
Ping-Lin Yang, Cheng-Chung Lin, Ming-Zhang Kuo, Sang-Hoo Dhong, Chien-Min Lin, Kevin Huang, Ching-Nen Peng, Min-Jer Wang:
A 4-GHz universal high-frequency on-chip testing platform for IP validation. VTS 2014: 1-6

Coauthor Index

see FAQ

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.