default search action
Ryan Kastner
Person information
- affiliation: University of California, San Diego, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
- [j64]Olivia Weng, Gabriel Marcano, Vladimir Loncar, Alireza Khodamoradi, G. Abarajithan, Nojan Sheybani, Andres Meza, Farinaz Koushanfar, Kristof Denolf, Javier Mauricio Duarte, Ryan Kastner:
Tailor: Altering Skip Connections for Resource-Efficient Inference. ACM Trans. Reconfigurable Technol. Syst. 17(1): 11:1-11:23 (2024) - [j63]Colin Drewes, Tyler Sheaves, Olivia Weng, Keegan Ryan, Bill Hunter, Christopher McCarty, Ryan Kastner, Dustin Richmond:
Turn on, Tune in, and Listen up: Maximizing Side-Channel Recovery in Cross-Platform Time-to-Digital Converters. ACM Trans. Reconfigurable Technol. Syst. 17(3): 49:1-49:30 (2024) - [c148]Colin Drewes, Olivia Weng, Andres Meza, Alric Althoff, David Kohlbrenner, Ryan Kastner, Dustin Richmond:
Pentimento: Data Remanence in Cloud FPGAs. ASPLOS (2) 2024: 862-878 - [c147]Tommaso Baldi, Javier Campos, Benjamin Hawks, Jennifer Ngadiuba, Nhan Tran, Daniel Diaz, Javier M. Duarte, Ryan Kastner, Andres Meza, Melissa Quinnan, Olivia Weng, Caleb Geniesse, Amir Gholami, Michael W. Mahoney, Vladimir Loncar, Philip C. Harris, Joshua Agar, Shuyu Qin:
Reliable edge machine learning hardware for scientific applications. VTS 2024: 1-5 - [i19]Luca Valente, Francesco Restuccia, Davide Rossi, Ryan Kastner, Luca Benini:
TOP: Towards Open & Predictable Heterogeneous SoCs. CoRR abs/2401.15639 (2024) - [i18]Olivia Weng, Alexander Redding, Nhan Tran, Javier Mauricio Duarte, Ryan Kastner:
Architectural Implications of Neural Network Inference for High Data-Rate, Low-Latency Scientific Applications. CoRR abs/2403.08980 (2024) - [i17]Tommaso Baldi, Javier Campos, Benjamin Hawks, Jennifer Ngadiuba, Nhan Tran, Daniel Diaz, Javier M. Duarte, Ryan Kastner, Andres Meza, Melissa Quinnan, Olivia Weng, Caleb Geniesse, Amir Gholami, Michael W. Mahoney, Vladimir Loncar, Philip C. Harris, Joshua Agar, Shuyu Qin:
Reliable edge machine learning hardware for scientific applications. CoRR abs/2406.19522 (2024) - [i16]G. Abarajithan, Zhenghua Ma, Zepeng Li, Shrideep Koparkar, Ravidu Munasinghe, Francesco Restuccia, Ryan Kastner:
CGRA4ML: A Framework to Implement Modern Neural Networks for Scientific Edge Computing. CoRR abs/2408.15561 (2024) - 2023
- [j62]Andres Meza, Francesco Restuccia, Jason Oberg, Dominic Rizzo, Ryan Kastner:
Security Verification of the OpenTitan Hardware Root of Trust. IEEE Secur. Priv. 21(3): 27-36 (2023) - [j61]Calvin Deutschbein, Andres Meza, Francesco Restuccia, Ryan Kastner, Cynthia Sturton:
Isadora: automated information-flow property generation for hardware security verification. J. Cryptogr. Eng. 13(4): 391-407 (2023) - [j60]Francesco Restuccia, Andres Meza, Ryan Kastner, Jason Oberg:
A Framework for Design, Verification, and Management of SoC Access Control Systems. IEEE Trans. Computers 72(2): 386-400 (2023) - [c146]Jennifer Switzer, Gabriel Marcano, Ryan Kastner, Pat Pannuto:
Junkyard Computing: Repurposing Discarded Smartphones to Minimize Carbon. ASPLOS (2) 2023: 400-412 - [c145]Andres Meza, Ryan Kastner:
Automated Generation, Verification, and Ranking of Secure SoC Access Control Policies. CPS-IoT Week Workshops 2023: 198-202 - [c144]Antonio Rios-Navarro, S. Guo, G. Abarajithan, K. Vijayakumar, Alejandro Linares-Barranco, Thea Aarrestad, Ryan Kastner, Tobi Delbrück:
Within-Camera Multilayer Perceptron DVS Denoising. CVPR Workshops 2023: 3933-3942 - [c143]Colin Drewes, Olivia Weng, Keegan Ryan, Bill Hunter, Christopher McCarty, Ryan Kastner, Dustin Richmond:
Turn on, Tune in, Listen up: Maximizing Side-Channel Recovery in Time-to-Digital Converters. FPGA 2023: 111-122 - [c142]Olivia Weng, Gabriel Marcano, Vladimir Loncar, Alireza Khodamoradi, Nojan Sheybani, Farinaz Koushanfar, Kristof Denolf, Javier Mauricio Duarte, Ryan Kastner:
Adapting Skip Connections for Resource-Efficient FPGA Inference. FPGA 2023: 229 - [c141]Sohrab Aftabjahani, Mark M. Tehranipoor, Farimah Farahmandi, Bulbul Ahmed, Ryan Kastner, Francesco Restuccia, Andres Meza, Kaki Ryan, Nicole Fern, Jasper Van Woudenberg, Rajesh Velegalati, Cees-Bart Breunesse, Cynthia Sturton, Calvin Deutschbein:
Special Session: CAD for Hardware Security - Promising Directions for Automation of Security Assurance. VTS 2023: 1-10 - [i15]Olivia Weng, Gabriel Marcano, Vladimir Loncar, Alireza Khodamoradi, Nojan Sheybani, Farinaz Koushanfar, Kristof Denolf, Javier Mauricio Duarte, Ryan Kastner:
Tailor: Altering Skip Connections for Resource-Efficient Inference. CoRR abs/2301.07247 (2023) - [i14]Colin Drewes, Olivia Weng, Andres Meza, Alric Althoff, David Kohlbrenner, Ryan Kastner, Dustin Richmond:
Pentimento: Data Remanence in Cloud FPGAs. CoRR abs/2303.17881 (2023) - [i13]Antonio Rios-Navarro, S. Guo, G. Abarajithan, K. Vijayakumar, Alejandro Linares-Barranco, Thea Aarrestad, Ryan Kastner, Tobi Delbrück:
Within-Camera Multilayer Perceptron DVS Denoising. CoRR abs/2304.07543 (2023) - [i12]Andres Meza, Ryan Kastner:
Information Flow Coverage Metrics for Hardware Security Verification. CoRR abs/2304.08263 (2023) - 2022
- [j59]Wei Hu, Armaiti Ardeshiricham, Ryan Kastner:
Hardware Information Flow Tracking. ACM Comput. Surv. 54(4): 83:1-83:39 (2022) - [j58]Michael Barrow, Francesco Restuccia, Mustafa S. Gobulukoglu, Enrico Rossi, Ryan Kastner:
A Remote Control System for Emergency Ventilators During SARS-CoV-2. IEEE Embed. Syst. Lett. 14(1): 43-46 (2022) - [j57]Jennifer Switzer, Eric Siu, Subhash Ramesh, Ruohan Hu, Emanoel Zadorian, Ryan Kastner:
Renée: New Life for Old Phones. IEEE Embed. Syst. Lett. 14(3): 135-138 (2022) - [j56]Calvin Deutschbein, Andres Meza, Francesco Restuccia, Matthew Gregoire, Ryan Kastner, Cynthia Sturton:
Toward Hardware Security Property Generation at Scale. IEEE Secur. Priv. 20(3): 43-51 (2022) - [j55]Francesco Restuccia, Marco Pagani, Agostino Mascitti, Michael Barrow, Mauro Marinoni, Alessandro Biondi, Giorgio C. Buttazzo, Ryan Kastner:
ARTe: Providing real-time multitasking to Arduino. J. Syst. Softw. 186: 111185 (2022) - [j54]Francesco Restuccia, Ryan Kastner:
Cut and Forward: Safe and Secure Communication for FPGA System on Chips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4052-4063 (2022) - [j53]Quentin Gautier, Alric Althoff, Christopher L. Crutchfield, Ryan Kastner:
Sherlock: A Multi-Objective Design Space Exploration Framework. ACM Trans. Design Autom. Electr. Syst. 27(4): 33:1-33:20 (2022) - [c140]Ryan Kastner, Francesco Restuccia, Andres Meza, Sayak Ray, Jason M. Fung, Cynthia Sturton:
Automating hardware security property generation: invited. DAC 2022: 1384-1387 - [c139]Emily Wong, Isabella Humphrey, Scott Switzer, Christopher L. Crutchfield, Nathan T. Hui, Curt Schurgers, Ryan Kastner:
Underwater Depth Calibration Using a Commercial Depth Camera. WUWNet 2022: 22:1-22:5 - [p1]Wei Hu, Armaiti Ardeshiricham, Lingjuan Wu, Ryan Kastner:
Integrating Information Flow Tracking into High-Level Synthesis Design Flow. Behavioral Synthesis for Hardware Security 2022: 365-387 - [i11]Hendrik Borras, Giuseppe Di Guglielmo, Javier M. Duarte, Nicolò Ghielmetti, Benjamin Hawks, Scott Hauck, Shih-Chieh Hsu, Ryan Kastner, Jason Liang, Andres Meza, Jules Muhizi, Tai Nguyen, Rushil Roy, Nhan Tran, Yaman Umuroglu, Olivia Weng, Aidan Yokuda, Michaela Blott:
Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark. CoRR abs/2206.11791 (2022) - 2021
- [j52]Nathan T. Hui, Eric K. Lo, Jen B. Moss, Glenn P. Gerber, Mark E. Welch, Ryan Kastner, Curt Schurgers:
A more precise way to localize animals using drones. J. Field Robotics 38(6): 917-928 (2021) - [j51]Wei Hu, Chip-Hong Chang, Anirban Sengupta, Swarup Bhunia, Ryan Kastner, Hai Li:
An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(6): 1010-1038 (2021) - [j50]Alireza Khodamoradi, Ryan Kastner:
$O(N)$O(N)-Space Spatiotemporal Filter for Reducing Noise in Neuromorphic Vision Sensors. IEEE Trans. Emerg. Top. Comput. 9(1): 15-23 (2021) - [c138]Calvin Deutschbein, Andres Meza, Francesco Restuccia, Ryan Kastner, Cynthia Sturton:
Isadora: Automated Information Flow Property Generation for Hardware Designs. ASHES@CCS 2021: 5-15 - [c137]Mustafa S. Gobulukoglu, Colin Drewes, William Hunter, Ryan Kastner, Dustin Richmond:
Classifying Computations on Multi-Tenant FPGAs. DAC 2021: 1261-1266 - [c136]Colin Drewes, Steven Harris, Winnie Wang, Richard Appen, Olivia Weng, Ryan Kastner, William Hunter, Christopher McCarty, Dustin Richmond:
A Tunable Dual-Edge Time-to-Digital Converter. FCCM 2021: 253 - [c135]Alireza Khodamoradi, Kristof Denolf, Ryan Kastner:
S2N2: A FPGA Accelerator for Streaming Spiking Neural Networks. FPGA 2021: 194-205 - [c134]Mustafa S. Gobulukoglu, Colin Drewes, Bill Hunter, Dustin Richmond, Ryan Kastner:
Classifying Computations on Multi-Tenant FPGAs. FPGA 2021: 227 - [c133]Jeremy Blackstone, Debayan Das, Alric Althoff, Shreyas Sen, Ryan Kastner:
iSTELLAR: intermittent Signature aTtenuation Embedded CRYPTO with Low-Level metAl Routing. ICCAD 2021: 1-9 - [c132]Francesco Restuccia, Andres Meza, Ryan Kastner:
Aker: A Design and Verification Framework for Safe and Secure SoC Access Control. ICCAD 2021: 1-9 - [c131]Alireza Khodamoradi, Kristof Denolf, Kees A. Vissers, Ryan Kastner:
ASLR: An Adaptive Scheduler for Learning Rate. IJCNN 2021: 1-8 - [c130]Sean Perry, Vaibhav Tiwari, Nishant Balaji, Erika Joun, Jacob Ayers, Mathias Tobler, Ian Ingram, Ryan Kastner, Curt Schurgers:
Pyrenote: a Web-based, Manual Annotation Tool for Passive Acoustic Monitoring. MASS 2021: 633-638 - [c129]Sohrab Aftabjahani, Ryan Kastner, Mark M. Tehranipoor, Farimah Farahmandi, Jason Oberg, Anders Nordstrom, Nicole Fern, Alric Althoff:
Special Session: CAD for Hardware Security - Automation is Key to Adoption of Solutions. VTS 2021: 1-10 - [i10]Olivia Weng, Alireza Khodamoradi, Ryan Kastner:
Hardware-efficient Residual Networks for FPGAs. CoRR abs/2102.01351 (2021) - [i9]Calvin Deutschbein, Andres Meza, Francesco Restuccia, Ryan Kastner, Cynthia Sturton:
A Methodology For Creating Information Flow Specifications of Hardware Designs. CoRR abs/2106.07449 (2021) - [i8]Francesco Restuccia, Andres Meza, Ryan Kastner:
AKER: A Design and Verification Framework for Safe andSecure SoC Access Control. CoRR abs/2106.13263 (2021) - [i7]Jennifer Switzer, Ryan Kastner, Pat Pannuto:
Architecture of a Junkyard Datacenter. CoRR abs/2110.06870 (2021) - [i6]Allison McCarn Deiana, Nhan Tran, Joshua Agar, Michaela Blott, Giuseppe Di Guglielmo, Javier M. Duarte, Philip C. Harris, Scott Hauck, Mia Liu, Mark S. Neubauer, Jennifer Ngadiuba, Seda Ogrenci Memik, Maurizio Pierini, Thea Aarrestad, Steffen Bähr, Jürgen Becker, Anne-Sophie Berthold, Richard J. Bonventre, Tomás E. Müller-Bravo, Markus Diefenthaler, Zhen Dong, Nick Fritzsche, Amir Gholami, Ekaterina Govorkova, Kyle J. Hazelwood, Christian Herwig, Babar Khan, Sehoon Kim, Thomas Klijnsma, Yaling Liu, Kin Ho Lo, Tri Nguyen, Gianantonio Pezzullo, Seyedramin Rasoulinezhad, Ryan A. Rivera, Kate Scholberg, Justin Selig, Sougata Sen, Dmitri Strukov, William Tang, Savannah Thais, Kai Lukas Unger, Ricardo Vilalta, Belinavon Krosigk, Thomas K. Warburton, Maria Acosta Flechas, Anthony Aportela, Thomas Calvet, Leonardo Cristella, Daniel Diaz, Caterina Doglioni, Maria Domenica Galati, Elham E Khoda, Farah Fahim, Davide Giri, Benjamin Hawks, Duc Hoang, Burt Holzman, Shih-Chieh Hsu, Sergo Jindariani, Iris Johnson, Raghav Kansal, Ryan Kastner, Erik Katsavounidis, Jeffrey D. Krupa, Pan Li, Sandeep Madireddy, Ethan Marx, Patrick McCormack, Andres Meza, Jovan Mitrevski, Mohammed Attia Mohammed, Farouk Mokhtar, Eric A. Moreno, Srishti Nagu, Rohin Narayan, Noah Palladino, Zhiqiang Que, Sang Eon Park, Subramanian Ramamoorthy, Dylan S. Rankin, Simon Rothman, Ashish Sharma, Sioni Summers, Pietro Vischia, Jean-Roch Vlimant, Olivia Weng:
Applications and Techniques for Fast Machine Learning in Science. CoRR abs/2110.13041 (2021) - 2020
- [j49]Lu Zhang, Dejun Mu, Wei Hu, Yu Tai, Jeremy Blackstone, Ryan Kastner:
Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10): 2124-2137 (2020) - [c128]Stephen Tridgell, David Boland, Philip H. W. Leong, Ryan Kastner, Alireza Khodamoradi, Siddhartha:
Real-time Automatic Modulation Classification using RFSoC. IPDPS Workshops 2020: 82-89 - [i5]Michael Barrow, Alice Chao, Qizhi He, Sonia Ramamoorthy, Claude B. Sirlin, Ryan Kastner:
Patient Specific Biomechanics Are Clinically Significant In Accurate Computer Aided Surgical Image Guidance. CoRR abs/2001.10717 (2020) - [i4]Shehzeen Hussain, Mojan Javaheripi, Paarth Neekhara, Ryan Kastner, Farinaz Koushanfar:
FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA. CoRR abs/2002.04971 (2020) - [i3]Jeremy Blackstone, Wei Hu, Alric Althoff, Armaiti Ardeshiricham, Lu Zhang, Ryan Kastner:
A Unified Model for Gate Level Propagation Analysis. CoRR abs/2012.02791 (2020)
2010 – 2019
- 2019
- [j48]Christophe Bobda, Russell Tessier, Ken Eguro, Ryan Kastner:
Introduction to the Special Section on Security in FPGA-accelerated Cloud and Datacenters. ACM Trans. Reconfigurable Technol. Syst. 12(3) (2019) - [c127]Quentin Gautier, Alric Althoff, Ryan Kastner:
FPGA Architectures for Real-time Dense SLAM. ASAP 2019: 83-90 - [c126]Armaiti Ardeshiricham, Yoshiki Takashima, Sicun Gao, Ryan Kastner:
VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties. CCS 2019: 1623-1638 - [c125]Alric Althoff, Jeremy Blackstone, Ryan Kastner:
Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric. ICCAD 2019: 1-8 - [c124]Shehzeen Hussain, Mojan Javaheripi, Paarth Neekhara, Ryan Kastner, Farinaz Koushanfar:
FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA. ICCAD 2019: 1-8 - [c123]Michael Barrow, Nelson Ho, Alric Althoff, Peter Tueller, Ryan Kastner:
Benchmarking Video with the Surgical Image Registration Generator (SIRGn) Baseline. ISVC (2) 2019: 320-331 - [c122]Charmaine Beluso, Anfeng Xu, Eamon Patamasing, Brian Sebastian, Eric Lo, Curt Schurgers, Ryan Kastner, Liren Chen, Xuanyi Yu, Dan Sturm, Robert Barlow:
D-SEA: The Underwater Depth Sensing Device for Standalone Time-Averaged Measurements. MASS Workshops 2019: 101-105 - 2018
- [j47]Perry Naughton, Philippe Roux, Curt Schurgers, Ryan Kastner, Jules S. Jaffe, Paul L. D. Roberts:
Self-Localization of a Deforming Swarm of Underwater Vehicles Using Impulsive Sound Sources of Opportunity. IEEE Access 6: 1635-1646 (2018) - [j46]Lixiang Shen, Dejun Mu, Guo Cao, Maoyuan Qin, Jeremy Blackstone, Ryan Kastner:
Symbolic execution based test-patterns generation algorithm for hardware Trojan detection. Comput. Secur. 78: 267-280 (2018) - [j45]Dajung Lee, Nirja Mehta, Alexandria Shearer, Ryan Kastner:
A hardware accelerated system for high throughput cellular image analysis. J. Parallel Distributed Comput. 113: 167-178 (2018) - [j44]Baolei Mao, Wei Hu, Alric Althoff, Janarbek Matai, Yu Tai, Dejun Mu, Timothy Sherwood, Ryan Kastner:
Quantitative Analysis of Timing Channel Security in Cryptographic Hardware Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(9): 1719-1732 (2018) - [j43]Dustin Richmond, Alric Althoff, Ryan Kastner:
Synthesizable Higher-Order Functions for C++. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11): 2835-2844 (2018) - [c121]Brennan Cain, Zain Merchant, Indira Avendano, Dustin Richmond, Ryan Kastner:
PynqCopter - An Open-source FPGA Overlay for UAVs. IEEE BigData 2018: 2491-2498 - [c120]Lu Zhang, Wei Hu, Armaiti Ardeshiricham, Yu Tai, Jeremy Blackstone, Dejun Mu, Ryan Kastner:
Examining the consequences of high-level synthesis optimizations on power side-channel. DATE 2018: 1167-1170 - [c119]Dustin Richmond, Michael Barrow, Ryan Kastner:
Everyone's a Critic: A Tool for Exploring RISC-V Projects. FPL 2018: 260-264 - [c118]Michael Barrow, Steven M. Burns, Ryan Kastner:
A FPGA Accelerator for Real-Time 3D Non-rigid Registration Using Tree Reweighted Message Passing and Dynamic Markov Random Field Generation. FPL 2018: 335-342 - [c117]Wei Hu, Armaiti Ardeshiricham, Mustafa S. Gobulukoglu, Xinmu Wang, Ryan Kastner:
Property specific information flow analysis for hardware security verification. ICCAD 2018: 89 - [c116]Alric Althoff, Joseph McMahan, Luis Vega, Scott Davidson, Timothy Sherwood, Michael B. Taylor, Ryan Kastner:
Hiding Intermittent Information Leakage with Architectural Support for Blinking. ISCA 2018: 638-649 - [i2]Ryan Kastner, Janarbek Matai, Stephen Neuendorffer:
Parallel Programming for FPGAs. CoRR abs/1805.03648 (2018) - 2017
- [c115]Ken Eguro, Ryan Kastner:
A message from the general chair and program chair. ASAP 2017: 1 - [c114]Andrew Becker, Wei Hu, Yu Tai, Philip Brisk, Ryan Kastner, Paolo Ienne:
Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking. DAC 2017: 5:1-5:6 - [c113]Alric Althoff, Ryan Kastner:
An Architecture for Learning Stream Distributions with Application to RNG Testing. DAC 2017: 15:1-15:6 - [c112]Armaiti Ardeshiricham, Wei Hu, Joshua Marxen, Ryan Kastner:
Register transfer level information flow tracking for provably secure hardware design. DATE 2017: 1691-1696 - [c111]Armaiti Ardeshiricham, Wei Hu, Ryan Kastner:
Clepsydra: Modeling timing flows in hardware designs. ICCAD 2017: 147-154 - [c110]Dajung Lee, Alric Althoff, Dustin Richmond, Ryan Kastner:
A streaming clustering approach using a heterogeneous system for big data analysis. ICCAD 2017: 699-706 - [c109]Wei Hu, Lu Zhang, Armaiti Ardeshiricham, Jeremy Blackstone, Bochuan Hou, Yu Tai, Ryan Kastner:
Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans. ICCAD 2017: 707-713 - [c108]Daniel Webber, Nathan T. Hui, Ryan Kastner, Curt Schurgers:
Radio receiver design for Unmanned Aerial wildlife tracking. ICNC 2017: 942-946 - [c107]Wei Hu, Armaiti Ardeshiricham, Ryan Kastner:
Identifying and Measuring Security Critical Path for Uncovering Circuit Vulnerabilities. MTV 2017: 62-67 - 2016
- [j42]Wei Hu, Baolei Mao, Jason Oberg, Ryan Kastner:
Detecting Hardware Trojans with Gate-Level Information-Flow Tracking. Computer 49(8): 44-52 (2016) - [c106]Janarbek Matai, Dajung Lee, Alric Althoff, Ryan Kastner:
Composable, parameterizable templates for high-level synthesis. DATE 2016: 744-749 - [c105]Pingfan Meng, Alric Althoff, Quentin Gautier, Ryan Kastner:
Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs. DATE 2016: 918-923 - [c104]Ryan Kastner, Wei Hu, Alric Althoff:
Quantifying hardware security using joint information flow analysis. DATE 2016: 1523-1528 - [c103]Dustin Richmond, Jeremy Blackstone, Matthew Hogains, Kevin Thai, Ryan Kastner:
Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler. FCCM 2016: 21-24 - [c102]Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, Ryan Kastner:
Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis. FPGA 2016: 195-204 - [c101]Quentin Gautier, Alric Althoff, Pingfan Meng, Ryan Kastner:
Spector: An OpenCL FPGA benchmark suite. FPT 2016: 141-148 - [c100]Wei Hu, Andrew Becker, Armita Ardeshiricham, Yu Tai, Paolo Ienne, Dejun Mu, Ryan Kastner:
Imprecise security: quality and complexity tradeoffs for hardware information flow tracking. ICCAD 2016: 95 - [c99]Wei Hu, Alric Althoff, Armita Ardeshiricham, Ryan Kastner:
Towards Property Driven Hardware Security. MTV 2016: 51-56 - [c98]Roee Diamant, Ryan Kastner, Michele Zorzi:
Detection and time-of-arrival estimation of underwater acoustic signals. SPAWC 2016: 1-5 - [c97]Antonella Wilby, Ethan Slattery, Andrew Hostler, Ryan Kastner:
Autonomous acoustic trigger for distributed underwater visual monitoring systems. WUWNet 2016: 10 - [e2]William H. Robinson, Swarup Bhunia, Ryan Kastner:
2016 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2016, McLean, VA, USA, May 3-5, 2016. IEEE Computer Society 2016, ISBN 978-1-4673-8826-9 [contents] - 2015
- [j41]Diba Mirza, Perry Naughton, Curt Schurgers, Ryan Kastner:
Real-time collaborative tracking for underwater networked systems. Ad Hoc Networks 34: 196-210 (2015) - [j40]Jinwang Yi, Diba Mirza, Ryan Kastner, Curt Schurgers, Paul L. D. Roberts, Jules S. Jaffe:
ToA-TS: Time of arrival based joint time synchronization and tracking for mobile underwater systems. Ad Hoc Networks 34: 211-223 (2015) - [j39]Matthew Jacobsen, Dustin Richmond, Matthew Hogains, Ryan Kastner:
RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators. ACM Trans. Reconfigurable Technol. Syst. 8(4): 22:1-22:23 (2015) - [c96]Alric Althoff, Ryan Kastner:
A scalable FPGA architecture for nonnegative least squares problems. FPL 2015: 1-8 - [c95]Baolei Mao, Wei Hu, Alric Althoff, Janarbek Matai, Jason Oberg, Dejun Mu, Timothy Sherwood, Ryan Kastner:
Quantifying Timing-Based Information Flow in Cryptographic Hardware. ICCAD 2015: 552-559 - [c94]Perry Naughton, Clinton Edwards, Vid Petrovic, Ryan Kastner, Falko Kuester, Stuart Sandin:
Scaling the Annotation of Subtidal Marine Habitats. WUWNet 2015: 31:1-31:5 - 2014
- [j38]Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner, Frederic T. Chong, Timothy Sherwood:
Networks on Chip with Provable Security Properties. IEEE Micro 34(3): 57-68 (2014) - [j37]Jason Oberg, Sarah Meiklejohn, Timothy Sherwood, Ryan Kastner:
Leveraging Gate-Level Properties to Identify Hardware Timing Channels. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(9): 1288-1301 (2014) - [j36]Wei Hu, Dejun Mu, Jason Oberg, Baolei Mao, Mohit Tiwari, Timothy Sherwood, Ryan Kastner:
Gate-Level Information Flow Tracking for Security Lattices. ACM Trans. Design Autom. Electr. Syst. 20(1): 2:1-2:25 (2014) - [c93]Janarbek Matai, Joo-Young Kim, Ryan Kastner:
Energy efficient canonical huffman encoding. ASAP 2014: 202-209 - [c92]Xun Li, Vineeth Kashyap, Jason K. Oberg, Mohit Tiwari, Vasanth Ram Rajarathinam, Ryan Kastner, Timothy Sherwood, Ben Hardekopf, Frederic T. Chong:
Sapper: a language for hardware-level security policy enforcement. ASPLOS 2014: 97-112 - [c91]Matthew Jacobsen, Pingfan Meng, Siddarth Sampangi, Ryan Kastner:
FPGA Accelerated Online Boosting for Multi-target Tracking. FCCM 2014: 165-168 - [c90]Matthew Jacobsen, Siddarth Sampangi, Yoav Freund, Ryan Kastner:
Improving FPGA accelerated tracking with multiple online trained classifiers. FPL 2014: 1-7 - [c89]Dajung Lee, Janarbek Matai, Brad T. Weals, Ryan Kastner:
High throughput channel tracking for JTRS wireless channel emulation. FPL 2014: 1-4 - [c88]Pingfan Meng, Matthew Jacobsen, Motoki Kimura, Vladimir Dergachev, Thomas Anantharaman, Michael Requa, Ryan Kastner:
Hardware accelerated novel optical de novo assembly for large-scale genomes. FPL 2014: 1-8 - [c87]Quentin Gautier, Alexandria Shearer, Janarbek Matai, Dustin Richmond, Pingfan Meng, Ryan Kastner:
Real-time 3D reconstruction for FPGAs: A case study for evaluating the performance, area, and programmability trade-offs of the Altera OpenCL SDK. FPT 2014: 326-329