Zhaokai Liu

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Jaeduk Han

> Home > Persons > Zhaokai Liu

Publications

2024
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/WangCKLYLPBHDA24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangCKLYLPBHDA24
Zhongkai Wang, Minsoo Choi, Paul Kwon, Zhaokai Liu, Bozhi Yin, Kyoungtae Lee, Kwanseo Park, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon:
A 24.6-29.6GHz Hybrid Sub-Sampling PLL with Tri-State Integral Path Achieving 44fs Jitter and -254.8dB FOM in 28nm CMOS. ISCAS 2024: 1-5
2022
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WangCLPLBHDA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangCLPLBHDA22
Zhongkai Wang, Minsoo Choi, Kyoungtae Lee, Kwanseo Park, Zhaokai Liu, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon:
An Output Bandwidth Optimized 200-Gb/s PAM-4 100-Gb/s NRZ Transmitter With 5-Tap FFE in 28-nm CMOS. IEEE J. Solid State Circuits 57(1): 21-31 (2022)
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/WangCWLLYHDA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangCWLLYHDA22
Zhongkai Wang, Minsoo Choi, John Charles Wright, Kyoungtae Lee, Zhaokai Liu, Bozhi Yin, Jaeduk Han, Sijun Du, Elad Alon:
A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow. ISCAS 2022: 2881-2885
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsit/WangCKLYLPBHDA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/WangCKLYLPBHDA22
Zhongkai Wang, Minsoo Choi, Paul Kwon, Kyoungtae Lee, Bozhi Yin, Zhaokai Liu, Kwanseo Park, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon:
A 200Gb/s PAM-4 Transmitter with Hybrid Sub-Sampling PLL in 28nm CMOS Technology. VLSI Technology and Circuits 2022: 34-35
2021
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/ChoiWLPLBHA21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChoiWLPLBHA21
Minsoo Choi, Zhongkai Wang, Kyoungtae Lee, Kwanseo Park, Zhaokai Liu, Ayan Biswas, Jaeduk Han, Elad Alon:
8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS. ISSCC 2021: 128-130

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.