default search action

combined dblp search
author search
venue search
publication search

ask others

Paul-Antoine Matrangolo

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2023
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/MarchandNMNBO23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/MarchandNMNBO23
Cédric Marchand, Alban Nicolas, Paul-Antoine Matrangolo, David Navarro, Alberto Bosio, Ian O'Connor:
FeFET based Logic-in-Memory design methodologies, tools and open challenges. VLSI-SoC 2023: 1-6
2022
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MatrangoloMNO22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MatrangoloMNO22
Paul-Antoine Matrangolo, Cédric Marchand, David Navarro, Ian O'Connor:
Hardware Emulation of FeFET On FPGA. ISVLSI 2022: 380-385

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.