Google
Google Scholar
Semantic Scholar
MS Academic
CiteSeerX
ORCIDChaitali Chakrabarti
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2021
[j86]Jian Zhou
, Sumit K. Mandal, Brendan L. West, Siyuan Wei, Ümit Y. Ogras, Oliver D. Kripfgans, J. Brian Fowlkes, Thomas F. Wenisch, Chaitali Chakrabarti:
Front-End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming. IEEE Trans. Very Large Scale Integr. Syst. 29(2): 333-346 (2021)- [i7]Shunyao Wu, Muhammad Alrabeiah, Andrew Hredzak, Chaitali Chakrabarti, Ahmed Alkhateeb:
Deep Learning for Moving Blockage Prediction using Real Millimeter Wave Measurements. CoRR abs/2101.06886 (2021) - [i6]Jingtao Li, Adnan Siraj Rakin, Zhezhi He, Deliang Fan, Chaitali Chakrabarti:
RADAR: Run-time Adversarial Weight Attack Detection and Accuracy Recovery. CoRR abs/2101.08254 (2021) - [i5]Adnan Siraj Rakin, Li Yang, Jingtao Li, Fan Yao, Chaitali Chakrabarti, Yu Cao, Jae-sun Seo, Deliang Fan:
RA-BNN: Constructing Robust & Accurate Binary Neural Network to Simultaneously Defend Adversarial Bit-Flip Attack and Improve Accuracy. CoRR abs/2103.13813 (2021) - 2020
- [j85]Gokul Krishnan, Sumit K. Mandal, Chaitali Chakrabarti, Jae-sun Seo, Ümit Y. Ogras, Yu Cao:
Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs. IEEE Des. Test 37(6): 79-87 (2020) - [j84]Sumit K. Mandal, Gokul Krishnan, Chaitali Chakrabarti, Jae-Sun Seo, Yu Cao, Ümit Y. Ogras:
A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs. IEEE J. Emerg. Sel. Topics Circuits Syst. 10(3): 362-375 (2020) - [j83]Dong-Hyeon Park, Subhankar Pal, Siying Feng, Paul Gao, Jielun Tan, Austin Rovinski, Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, Jonathan Beaumont, Kuan-Yu Chen, Chaitali Chakrabarti, Michael Bedford Taylor, Trevor N. Mudge, David T. Blaauw, Hun-Seok Kim, Ronald G. Dreslinski:
A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. IEEE J. Solid State Circuits 55(4): 933-944 (2020) - [j82]Deepak Kadetotad, Shihui Yin, Visar Berisha, Chaitali Chakrabarti, Jae-sun Seo:
An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. IEEE J. Solid State Circuits 55(7): 1877-1887 (2020) - [j81]Brendan L. West, Jian Zhou, Ronald G. Dreslinski, Oliver D. Kripfgans, J. Brian Fowlkes, Chaitali Chakrabarti, Thomas F. Wenisch:
Tetris: Using Software/Hardware Co-Design to Enable Handheld, Physics-Limited 3D Plane-Wave Ultrasound Imaging. IEEE Trans. Computers 69(8): 1209-1220 (2020) - [j80]Jian Zhou, Antonia Papandreou-Suppappola, Chaitali Chakrabarti:
Parallel Gibbs Sampler for Wavelet-Based Bayesian Compressive Sensing with High Reconstruction Accuracy. J. Signal Process. Syst. 92(10): 1101-1114 (2020) - [c155]Subhankar Pal, Siying Feng, Dong-Hyeon Park, Sung Kim, Aporva Amarnath, Chi-Sheng Yang, Xin He, Jonathan Beaumont, Kyle May, Yan Xiong, Kuba Kaszyk, John Magnus Morton, Jiawen Sun, Michael F. P. O'Boyle, Murray Cole, Chaitali Chakrabarti, David T. Blaauw, Hun-Seok Kim, Trevor N. Mudge, Ronald G. Dreslinski:
Transmuter: Bridging the Efficiency Gap using Memory and Dataflow Reconfiguration. PACT 2020: 175-190 - [c154]Zhezhi He, Adnan Siraj Rakin, Jingtao Li, Chaitali Chakrabarti, Deliang Fan:
Defending and Harnessing the Bit-Flip Based Adversarial Weight Attack. CVPR 2020: 14083-14091 - [c153]Jingtao Li, Adnan Siraj Rakin, Yan Xiong, Liangliang Chang, Zhezhi He, Deliang Fan, Chaitali Chakrabarti:
Defending Bit-Flip Attack through DNN Weight Reconstruction. DAC 2020: 1-6 - [c152]A. Soorishetty, Jian Zhou, Subhankar Pal, David T. Blaauw, H. Kim, Trevor N. Mudge, Ronald G. Dreslinski, Chaitali Chakrabarti:
Accelerating Linear Algebra Kernels on a Massively Parallel Reconfigurable Architecture. ICASSP 2020: 1558-1562 - [c151]Deepak Kadetotad, Jian Meng, Visar Berisha, Chaitali Chakrabarti, Jae-sun Seo:
Compressing LSTM Networks with Hierarchical Coarse-Grain Sparsity. INTERSPEECH 2020: 21-25 - [c150]Yan Xiong, Jian Zhou, Subhankar Pal, David T. Blaauw, H. S. Kim, Trevor N. Mudge, Ronald G. Dreslinski, Chaitali Chakrabarti:
Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture. ISCAS 2020: 1-5 - [i4]Richard Uhrie, Chaitali Chakrabarti, John Brunhaver:
Automated Parallel Kernel Extraction from Dynamic Application Traces. CoRR abs/2001.09995 (2020) - [i3]Adnan Siraj Rakin, Zhezhi He, Jingtao Li, Fan Yao, Chaitali Chakrabarti, Deliang Fan:
T-BFA: Targeted Bit-Flip Adversarial Weight Attack. CoRR abs/2007.12336 (2020)
2010 – 2019
- 2019
- [j79]Ujjwal Gupta, Sumit K. Mandal, Manqing Mao, Chaitali Chakrabarti, Ümit Y. Ogras:
A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors. IEEE Comput. Archit. Lett. 18(1): 14-17 (2019) - [j78]Mohit Shah, Ming Tu, Visar Berisha, Chaitali Chakrabarti, Andreas Spanias:
Articulation constrained learning with application to speech emotion recognition. EURASIP J. Audio Speech Music. Process. 2019: 14 (2019) - [j77]Manqing Mao, Xiaochen Peng, Rui Liu, Jingtao Li, Shimeng Yu, Chaitali Chakrabarti:
MAX2: An ReRAM-Based Neural Network Accelerator That Maximizes Data Reuse and Area Utilization. IEEE J. Emerg. Sel. Topics Circuits Syst. 9(2): 398-410 (2019) - [j76]Hsing Min Chen, Shin-Ying Lee, Trevor N. Mudge, Carole-Jean Wu, Chaitali Chakrabarti:
Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems. IEEE Trans. Computers 68(5): 646-659 (2019) - [j75]Ziyun Li, Jiang Xiang, Luyao Gong, David T. Blaauw, Chaitali Chakrabarti, Hun-Seok Kim:
Low Complexity, Hardware-Efficient Neighbor-Guided SGM Optical Flow for Low-Power Mobile Vision Applications. IEEE Trans. Circuits Syst. Video Technol. 29(7): 2191-2204 (2019) - [c149]Brendan L. West, Jian Zhou, Ronald G. Dreslinski, J. Brian Fowlkes, Oliver Kripfgans, Chaitali Chakrabarti, Thomas F. Wenisch:
Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging. DAC 2019: 189 - [c148]Deepak Kadetotad, Visar Berisha, Chaitali Chakrabarti, Jae-Sun Seo:
A 8.93-TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity With All Parameters Stored On-Chip. ESSCIRC 2019: 119-122 - [c147]Gaurav Srivastava, Deepak Kadetotad, Shihui Yin, Visar Berisha, Chaitali Chakrabarti, Jae-sun Seo:
Joint Optimization of Quantization and Structured Sparsity for Compressed Deep Neural Networks. ICASSP 2019: 1393-1397 - [c146]Yan Xiong, Visar Berisha, Chaitali Chakrabarti:
Residual + Capsule Networks (ResCap) for Simultaneous Single-Channel Overlapped Keyword Recognition. INTERSPEECH 2019: 3337-3341 - [c145]Jingtao Li, Manqing Mao, Chaitali Chakrabarti:
Improving Reliability of ReRAM-Based DNN Implementation through Novel Weight Distribution. SiPS 2019: 189-194 - [c144]Subhankar Pal, Dong-Hyeon Park, Siying Feng, Paul Gao, Jielun Tan, Austin Rovinski, Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, Jonathan Beaumont, Kuan-Yu Chen, Chaitali Chakrabarti, Michael B. Taylor, Trevor N. Mudge, David T. Blaauw, Hun-Seok Kim, Ronald G. Dreslinski:
A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm. VLSI Circuits 2019: 150- - 2018
- [j74]Manqing Mao, Shimeng Yu, Chaitali Chakrabarti:
Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. IEEE Trans. Very Large Scale Integr. Syst. 26(7): 1290-1300 (2018) - [j73]Mohit Shah, Sairam Arunachalam, Jingcheng Wang, David T. Blaauw, Dennis Sylvester, Hun-Seok Kim, Jae-sun Seo, Chaitali Chakrabarti:
A Fixed-Point Neural Network Architecture for Speech Applications on Resource Constrained Hardware. J. Signal Process. Syst. 90(5): 727-741 (2018) - [j72]Shunyao Wu, Chaitali Chakrabarti, Hyunseok Lee:
Reducing Energy of Baseband Processor for IoT Terminals with Long Range Wireless Communications. J. Signal Process. Syst. 90(10): 1345-1355 (2018) - [c143]Subhankar Pal, Jonathan Beaumont, Dong-Hyeon Park, Aporva Amarnath, Siying Feng, Chaitali Chakrabarti, Hun-Seok Kim, David T. Blaauw, Trevor N. Mudge, Ronald G. Dreslinski:
OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator. HPCA 2018: 724-736 - [c142]Shihui Yin, Xiaoyu Sun, Shimeng Yu, Jae-sun Seo, Chaitali Chakrabarti:
A Parallel RRAM Synaptic Array Architecture for Energy-Efficient Recurrent Neural Networks. SiPS 2018: 13-18 - [c141]Jian Zhou, Chaitali Chakrabarti:
Parallel Wavelet-based Bayesian Compressive Sensing based on Gibbs Sampling. SiPS 2018: 140-145 - [c140]Manqing Mao, Xiaoyu Sun, Xiaochen Peng, Shimeng Yu, Chaitali Chakrabarti:
A Versatile ReRAM-based Accelerator for Convolutional Neural Networks. SiPS 2018: 211-216 - [i2]Shihui Yin, Gaurav Srivastava, Shreyas K. Venkataramanaiah, Chaitali Chakrabarti, Visar Berisha, Jae-sun Seo:
Minimizing Area and Energy of Deep Learning Hardware Design Using Collective Low Precision and Structured Compression. CoRR abs/1804.07370 (2018) - 2017
- [j71]Chengen Yang, Manqing Mao, Yu Cao, Chaitali Chakrabarti:
Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance. IEEE Trans. Multi Scale Comput. Syst. 3(1): 1-11 (2017) - [j70]Manqing Mao, Pai-Yu Chen, Shimeng Yu, Chaitali Chakrabarti:
A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System. IEEE Trans. Very Large Scale Integr. Syst. 25(5): 1611-1621 (2017) - [c139]Shihui Yin, Gaurav Srivastava, Shreyas K. Venkataramanaiah, Chaitali Chakrabarti, Visar Berisha, Jae-sun Seo:
Minimizing area and energy of deep learning hardware design using collective low precision and structured compression. ACSSC 2017: 1907-1911 - [c138]Shunti Yin, Deepak Kadetotad, Bonan Yan, Chang Song, Yiran Chen, Chaitali Chakrabarti, Jae-sun Seo:
Low-power neuromorphic speech recognition engine with coarse-grain sparsity. ASP-DAC 2017: 111-114 - [c137]Shihui Yin, Shreyas K. Venkataramanaiah, Gregory K. Chen, Ram Krishnamurthy, Yu Cao, Chaitali Chakrabarti, Jae-sun Seo:
Algorithm and hardware design of discrete-time spiking neural networks based on back propagation with binary activations. BioCAS 2017: 1-5 - [c136]Ganapati Bhat, Sharanya Srinivas, Vamsi Chagari, Jaehyun Park, Thomas McGiffen, Hyunseok Lee, Daniel W. Bliss, Chaitali Chakrabarti, Ümit Y. Ogras:
Fluid wireless protocols: energy-efficient design and implementation. ESTImedia 2017: 22-31 - [i1]Shihui Yin, Shreyas K. Venkataramanaiah, Gregory K. Chen, Ram Krishnamurthy, Yu Cao, Chaitali Chakrabarti, Jae-sun Seo:
Algorithm and Hardware Design of Discrete-Time Spiking Neural Networks Based on Back Propagation with Binary Activations. CoRR abs/1709.06206 (2017) - 2016
- [j69]Manqing Mao, Yu Cao, Shimeng Yu, Chaitali Chakrabarti:
Optimizing Latency, Energy, and Reliability of 1T1R ReRAM Through Cross-Layer Techniques. IEEE J. Emerg. Sel. Topics Circuits Syst. 6(3): 352-363 (2016) - [j68]Hsing Min Chen, Carole-Jean Wu, Trevor N. Mudge, Chaitali Chakrabarti:
RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory. ACM Trans. Archit. Code Optim. 13(3): 24:1-24:24 (2016) - [j67]Hsing Min Chen, Supreet Jeloka, Akhil Arunkumar, David T. Blaauw, Carole-Jean Wu, Trevor N. Mudge, Chaitali Chakrabarti:
Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems. IEEE Trans. Computers 65(12): 3766-3779 (2016) - [c135]Shunyao Wu, Sungmoon Kang, Chaitali Chakrabarti, Hyunseok Lee:
Low power baseband processor for IoT terminals with long range wireless communications. GlobalSIP 2016: 728-732 - [c134]Deepak Kadetotad, Sairam Arunachalam, Chaitali Chakrabarti, Jae-sun Seo:
Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications. ICCAD 2016: 78 - [c133]Jiang Xiang, Ziyun Li, David T. Blaauw, Hun-Seok Kim, Chaitali Chakrabarti:
Low complexity optical flow using neighbor-guided semi-global matching. ICIP 2016: 4483-4487 - [c132]Ayush Shrivastava, Pai-Yu Chen, Yu Cao, Shimeng Yu, Chaitali Chakrabarti:
Design of a reliable RRAM-based PUF for compact hardware security primitives. ISCAS 2016: 2326-2329 - [c131]Nilmini Abeyratne, Hsing Min Chen, Byoungchan Oh, Ronald G. Dreslinski, Chaitali Chakrabarti, Trevor N. Mudge:
Checkpointing Exascale Memory Systems with Existing Memory Technologies. MEMSYS 2016: 18-29 - [c130]Jiang Xiang, Ziyun Li, Hun-Seok Kim, Chaitali Chakrabarti:
Hardware-Efficient Neighbor-Guided SGM Optical Flow for Low Power Vision Applications. SiPS 2016: 1-6 - [c129]Jian Zhou, Siyuan Wei, Richard Sampson, Ming Yang, Rungroj Jintamethasawat, Oliver D. Kripfgans, J. Brian Fowlkes, Thomas F. Wenisch, Chaitali Chakrabarti:
Low Complexity 3D Ultrasound Imaging Using Synthetic Aperture Sequential Beamforming. SiPS 2016: 33-38 - 2015
- [j66]Mahesh K. Banavar, Jun Jason Zhang, Bhavana Chakraborty, Homin Kwon, Ying Li, Huaiguang Jiang, Andreas Spanias, Cihan Tepedelenlioglu, Chaitali Chakrabarti, Antonia Papandreou-Suppappola:
An overview of recent advances on distributed and agile sensing algorithms and implementation. Digit. Signal Process. 39: 1-14 (2015) - [j65]Mohit Shah, Chaitali Chakrabarti, Andreas Spanias:
Within and cross-corpus speech emotion recognition using latent topic model-based features. EURASIP J. Audio Speech Music. Process. 2015: 4 (2015) - [j64]Ming Yang, Richard Sampson, Siyuan Wei, Thomas F. Wenisch, Chaitali Chakrabarti:
Separable Beamforming For 3-D Medical Ultrasound Imaging. IEEE Trans. Signal Process. 63(2): 279-290 (2015) - [j63]Qi Zheng, Yajing Chen, Hyunseok Lee, Ronald G. Dreslinski, Chaitali Chakrabarti, Achilleas Anastasopoulos, Scott A. Mahlke, Trevor N. Mudge:
Using Graphics Processing Units in an LTE Base Station. J. Signal Process. Syst. 78(1): 35-47 (2015) - [j62]Ming Yang, Richard Sampson, Siyuan Wei, Thomas F. Wenisch, Chaitali Chakrabarti:
High Frame Rate 3-D Ultrasound Imaging Using Separable Beamforming. J. Signal Process. Syst. 78(1): 73-84 (2015) - [c128]Pai-Yu Chen, Runchen Fang, Rui Liu, Chaitali Chakrabarti, Yu Cao, Shimeng Yu:
Exploiting resistive cross-point array for compact design of physical unclonable function. HOST 2015: 26-31 - [c127]Manqing Mao, Yu Cao, Shimeng Yu, Chaitali Chakrabarti:
Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings. ICCD 2015: 359-366 - [c126]Hsing Min Chen, Akhil Arunkumar, Carole-Jean Wu, Trevor N. Mudge, Chaitali Chakrabarti:
E-ECC: Low Power Erasure and Error Correction Schemes for Increasing Reliability of Commodity DRAM Systems. MEMSYS 2015: 60-70 - [c125]Manqing Mao, Yu Cao, Shimeng Yu, Chaitali Chakrabarti:
Programming strategies to improve energy efficiency and reliability of ReRAM memory systems. SiPS 2015: 1-6 - [c124]Mohit Shah, Jingcheng Wang, David T. Blaauw, Dennis Sylvester, Hun-Seok Kim, Chaitali Chakrabarti:
A fixed-point neural network for keyword detection on resource constrained hardware. SiPS 2015: 1-6 - [c123]Siyuan Wei, Ming Yang, Richard Sampson, Oliver D. Kripfgans, J. Brian Fowlkes, Thomas F. Wenisch, Chaitali Chakrabarti:
Low cost clutter filter for 3D ultrasonic flow estimation. SiPS 2015: 1-6 - 2014
- [j61]Richard Sampson, Ming Yang, Siyuan Wei, Chaitali Chakrabarti, Thomas F. Wenisch:
Sonic Millip3De: An Architecture for Handheld 3D Ultrasound. IEEE Micro 34(3): 100-108 (2014) - [j60]Qian Xu, Srenivas Varadarajan, Chaitali Chakrabarti, Lina J. Karam:
A Distributed Canny Edge Detector: Algorithm and FPGA Implementation. IEEE Trans. Image Process. 23(7): 2944-2960 (2014) - [j59]Chengen Yang, Yunus Emre, Zihan Xu, Hsing Min Chen, Yu Cao, Chaitali Chakrabarti:
A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram. J. Signal Process. Syst. 76(2): 133-147 (2014) - [j58]Chengen Yang, Hsing Min Chen, Trevor N. Mudge, Chaitali Chakrabarti:
Improving the Reliability of MLC NAND Flash Memories Through Adaptive Data Refresh and Error Control Coding. J. Signal Process. Syst. 76(3): 225-234 (2014) - [c122]Johann Hauswald, Thomas Manville, Q. Zheng, Ronald G. Dreslinski, Chaitali Chakrabarti, Trevor N. Mudge:
A hybrid approach to offloading mobile image classification. ICASSP 2014: 8375-8379 - [c121]Mohit Shah, Chaitali Chakrabarti, Andreas Spanias:
A multi-modal approach to emotion recognition using undirected topic models. ISCAS 2014: 754-757 - [c120]Madhu Vasudevan, Chaitali Chakrabarti:
Image processing using approximate datapath units. ISCAS 2014: 1544-1547 - [c119]Siyuan Wei, Ming Yang, Chaitali Chakrabarti, Richard Sampson, Thomas F. Wenisch, Oliver Kripfgans, J. Brian Fowlkes:
A low complexity scheme for accurate 3D velocity estimation in ultrasound systems. SiPS 2014: 85-90 - [c118]Manqing Mao, Chengen Yang, Zihan Xu, Yu Cao, Chaitali Chakrabarti:
Low cost ECC schemes for improving the reliability of DRAM+PRAMMAIN memory systems. SiPS 2014: 139-144 - 2013
- [j57]Yunus Emre, Chaitali Chakrabarti:
Energy and Quality-Aware Multimedia Signal Processing. IEEE Trans. Multim. 15(7): 1579-1593 (2013) - [j56]Lifeng Miao, Jun Jason Zhang, Chaitali Chakrabarti, Antonia Papandreou-Suppappola:
Efficient Bayesian Tracking of Multiple Sources of Neural Activity: Algorithms and Real-Time FPGA Implementation. IEEE Trans. Signal Process. 61(3): 633-647 (2013) - [j55]Yunus Emre, Chaitali Chakrabarti:
Techniques for Compensating Memory Errors in JPEG2000. IEEE Trans. Very Large Scale Integr. Syst. 21(1): 159-163 (2013) - [j54]Lifeng Miao, Stefanos Michael, Narayan Kovvali, Chaitali Chakrabarti, Antonia Papandreou-Suppappola:
Multi-source Neural Activity Estimation and Sensor Scheduling: Algorithms and Hardware Implementation. J. Signal Process. Syst. 70(2): 145-162 (2013) - [j53]Ahmed Al-Maashri, Matthew Cotter, Nandhini Chandramoorthy, Michael DeBole, Chi-Li Yu, Vijaykrishnan Narayanan, Chaitali Chakrabarti:
Hardware Acceleration for Neuromorphic Vision Algorithms. J. Signal Process. Syst. 70(2): 163-175 (2013) - [c117]Zihan Xu, Ketul Sutaria, Chengen Yang, Chaitali Chakrabarti, Yu Cao:
Compact modeling of STT-MTJ for SPICE simulation. ESSDERC 2013: 338-341 - [c116]Richard Sampson, Ming Yang, Siyuan Wei, Chaitali Chakrabarti, Thomas F. Wenisch:
Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound. HPCA 2013: 318-329 - [c115]Chengen Yang, Deepak Muckatira, Aditya Kulkarni, Chaitali Chakrabarti:
Data storage time sensitive ECC schemes for MLC NAND Flash memories. ICASSP 2013: 2513-2517 - [c114]Mohit Shah, Lifeng Miao, Chaitali Chakrabarti, Andreas Spanias:
A speech emotion recognition framework based on latent Dirichlet allocation: Algorithm and FPGA implementation. ICASSP 2013: 2553-2557 - [c113]Qi Zheng, Yajing Chen, Ronald G. Dreslinski, Chaitali Chakrabarti, Achilleas Anastasopoulos, Scott A. Mahlke, Trevor N. Mudge:
WiBench: An open source kernel suite for benchmarking wireless systems. IISWC 2013: 123-132 - [c112]Qi Zheng, Yen-Po Chen, Ronald G. Dreslinski, Chaitali Chakrabarti, Achilleas Anastasopoulos, Scott A. Mahlke, Trevor N. Mudge:
Parallelization techniques for implementing trellis algorithms on graphics processors. ISCAS 2013: 1220-1223 - [c111]Bharan Giridhar, Michael Cieslak, Deepankar Duggal, Ronald G. Dreslinski, Hsing Min Chen, Robert Patti, Betina Hold, Chaitali Chakrabarti, Trevor N. Mudge, David T. Blaauw:
Exploring DRAM organizations for energy-efficient and resilient exascale memories. SC 2013: 23:1-23:12 - [c110]Lifeng Miao, Chaitali Chakrabarti:
A parallel stochastic computing system with improved accuracy. SiPS 2013: 195-200 - [c109]Ming Yang, Richard Sampson, Thomas F. Wenisch, Chaitali Chakrabarti:
Separable beamforming for 3-D synthetic aperture ultrasound imaging. SiPS 2013: 207-212 - [c108]Qi Zheng, Yen-Po Chen, Ronald G. Dreslinski, Chaitali Chakrabarti, Achilleas Anastasopoulos, Scott A. Mahlke, Trevor N. Mudge:
Architecting an LTE base station with graphics processing units. SiPS 2013: 219-224 - 2012
- [j52]Chengen Yang, Yunus Emre, Yu Cao, Chaitali Chakrabarti:
Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding. EURASIP J. Adv. Signal Process. 2012: 211 (2012) - [j51]Dongsuk Jeon, Mingoo Seok, Chaitali Chakrabarti, David T. Blaauw, Dennis Sylvester:
A Super-Pipelined Energy Efficient Subthreshold 240 MS/s FFT Core in 65 nm CMOS. IEEE J. Solid State Circuits 47(1): 23-34 (2012) - [j50]Chengen Yang, Yunus Emre, Chaitali Chakrabarti:
Product Code Schemes for Error Correction in MLC NAND Flash Memories. IEEE Trans. Very Large Scale Integr. Syst. 20(12): 2302-2314 (2012) - [j49]Qi Qi, Chaitali Chakrabarti:
Parallel High Throughput Soft-Output Sphere Decoding Algorithm. J. Signal Process. Syst. 68(2): 217-231 (2012) - [j48]Yunus Emre, Chaitali Chakrabarti:
Quality-Aware Techniques for Reducing Power of JPEG Codecs. J. Signal Process. Syst. 69(3): 227-237 (2012) - [c107]Alexander Maurer, Lifeng Miao, Jun Jason Zhang, Narayan Kovvali, Antonia Papandreou-Suppappola, Chaitali Chakrabarti:
EEG/MEG artifact suppression for improved neural activity estimation. ACSCC 2012: 1646-1650 - [c106]Ahmed Al-Maashri, Michael DeBole, Matthew Cotter, Nandhini Chandramoorthy, Yang Xiao, Vijaykrishnan Narayanan, Chaitali Chakrabarti:
Accelerating neuromorphic vision algorithms for recognition. DAC 2012: 579-584 - [c105]Sangwon Seo, Ronald G. Dreslinski, Mark Woh, Yongjun Park, Chaitali Chakrabarti, Scott A. Mahlke, David T. Blaauw, Trevor N. Mudge:
Process variation in near-threshold wide SIMD architectures. DAC 2012: 980-987 - [c104]Mohit Shah, Brian Mears, Chaitali Chakrabarti, Andreas Spanias:
Lifelogging: Archival and retrieval of continuously recorded audio using wearable devices. ESPA 2012: 99-102 - [c103]Lifeng Miao, Jun Jason Zhang, Antonia Papandreou-Suppappola, Chaitali Chakrabarti:
Neural activity tracking using spatial compressive particle filtering. ICASSP 2012: 3461-3464 - [c102]Zihan Xu, Ketul Sutaria, Chengen Yang, Chaitali Chakrabarti, Yu Cao:
Hierarchical modeling of Phase Change memory for reliable design. ICCD 2012: 115-120 - [c101]Mingoo Seok, Dongsuk Jeon, Chaitali Chakrabarti, David T. Blaauw, Dennis Sylvester:
Extending energy-saving voltage scaling in ultra low voltage integrated circuit designs. ICICDT 2012: 1-4 - [c100]Ming Yang, Chaitali Chakrabarti:
Design of orthogonal coded excitation for synthetic aperture imaging in ultrasound systems. ISCAS 2012: 113-116 - [c99]Chi-Li Yu, Chaitali Chakrabarti:
Transpose-free SAR imaging on FPGA platform. ISCAS 2012: 762-765 - [c98]Mohit Shah, Brian Mears, Chaitali Chakrabarti, Andreas Spanias:
A top-down design methodology using virtual platforms for concept development. ISQED 2012: 444-450 - [c97]Samatha Gummalla, Anupama R. Subramaniam, Yu Cao, Chaitali Chakrabarti:
An analytical approach to efficient circuit variability analysis in scaled CMOS design. ISQED 2012: 641-647 - [c96]Chengen Yang, Yunus Emre, Yu Cao, Chaitali Chakrabarti:
Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell PRAM. SiPS 2012: 114-119 - [c95]Yunus Emre, Chengen Yang, Ketul Sutaria, Yu Cao, Chaitali Chakrabarti:
Enhancing the Reliability of STT-RAM through Circuit and System Level Techniques. SiPS 2012: 125-130 - [c94]Ming Yang, Siyuan Wei, Chaitali Chakrabarti:
Reducing the Complexity of Orthogonal Code Based Synthetic Aperture Ultrasound System. SiPS 2012: 270-275 - 2011
- [j47]Chi-Li Yu, Kevin M. Irick, Chaitali Chakrabarti, Vijaykrishnan Narayanan:
Multidimensional DFT IP Generator for FPGA Platforms. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(4): 755-764 (2011) - [j46]Lanping Deng, Kanwaldeep Sobti, Yuanrui Zhang, Chaitali Chakrabarti:
Accurate Area, Time and Power Models for FPGA-Based Implementations. J. Signal Process. Syst. 63(1): 39-50 (2011) - [j45]Chi-Li Yu, Jungsub Kim, Lanping Deng, Srinidhi Kestur, Vijaykrishnan Narayanan, Chaitali Chakrabarti:
FPGA Architecture for 2D Discrete Fourier Transform Based on 2D Decomposition for Large-sized Data. J. Signal Process. Syst. 64(1): 109-122 (2011) - [j44]Lifeng Miao, Jun Jason Zhang, Chaitali Chakrabarti, Antonia Papandreou-Suppappola:
Algorithm and Parallel Implementation of Particle Filtering and its Use in Waveform-Agile Sensing. J. Signal Process. Syst. 65(2): 211-227 (2011) - [c93]Michael DeBole, Yang Xiao, Chi-Li Yu, Ahmed Al-Maashri, Matthew Cotter, Chaitali Chakrabarti, Vijaykrishnan Narayanan:
FPGA-accelerator system for computing biologically inspired feature extraction models. ACSCC 2011: 751-755 - [c92]Yunus Emre, Chaitali Chakrabarti:
Low energy motion estimation via selective aproximations. ASAP 2011: 176-183 - [c91]Srinidhi Kestur, Kevin M. Irick, Sungho Park, Ahmed Al-Maashri, Vijaykrishnan Narayanan, Chaitali Chakrabarti:
An algorithm-architecture co-design framework for gridding reconstruction using FPGAs. DAC 2011: 585-590 - [c90]Mingoo Seok, Dongsuk Jeon, Chaitali Chakrabarti, David T. Blaauw, Dennis Sylvester:
Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design. DAC 2011: 990-995 - [c89]Yunus Emre, Chaitali Chakrabarti:
Data-path and memory error compensation technique for low power JPEG implementation. ICASSP 2011: 1589-1592 - [c88]Dongsuk Jeon, Mingoo Seok, Chaitali Chakrabarti, David T. Blaauw, Dennis Sylvester:
Energy-optimized high performance FFT processor. ICASSP 2011: 1701-1704 - [c87]Michael DeBole, Ahmed Al-Maashri, Matthew Cotter, Chi-Li Yu, Chaitali Chakrabarti, Vijaykrishnan Narayanan:
A framework for accelerating neuromorphic-vision algorithms on FPGAs. ICCAD 2011: 810-813 - [c86]Mingoo Seok, Dongsuk Jeon, Chaitali Chakrabarti, David T. Blaauw, Dennis Sylvester:
A 0.27V 30MHz 17.7nJ/transform 1024-pt complex FFT core with super-pipelining. ISSCC 2011: 342-344 - [c85]Chengen Yang, Yunus Emre, Chaitali Chakrabarti, Trevor N. Mudge:
Flexible product code-based ECC schemes for MLC NAND Flash memories. SiPS 2011: 255-260 - [c84]