default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSandip Kundu
Person information
- affiliation: University of Massachusetts Amherst, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j68]Chandra Sekhar Mummidi
, Victor da Cruz Ferreira, Sudarshan Srinivasan, Sandip Kundu:
Highly Efficient Self-checking Matrix Multiplication on Tiled AMX Accelerators. ACM Trans. Archit. Code Optim. 21(2): 21 (2024)- [c190]Bharadwaj Madabhushi, Sandip Kundu, Daniel E. Holcomb:
Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes. DATE 2024: 1-6 - [c189]Bharadwaj Madabhushi, Chandra Sekhar Mummidi, Sandip Kundu, Daniel E. Holcomb:
Resurrection Attack: Defeating Xilinx MPU's Memory Protection. HOST 2024: 394-403 - [i8]Bharadwaj Madabhushi, Sandip Kundu, Daniel E. Holcomb:
Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes. CoRR abs/2405.13927 (2024) - [i7]Bharadwaj Madabhushi, Chandra Sekhar Mummidi, Sandip Kundu, Daniel E. Holcomb:
Resurrection Attack: Defeating Xilinx MPU's Memory Protection. CoRR abs/2405.13933 (2024) - [i6]Zhehang Zhang, Bharadwaj Madabhushi, Sandip Kundu, Russell Tessier:
Security Risks Due to Data Persistence in Cloud FPGA Platforms. CoRR abs/2408.10374 (2024) - 2023
- [j67]Chandra Sekhar Mummidi, Sandip Kundu:
ACTION: Adaptive Cache Block Migration in Distributed Cache Architectures. ACM Trans. Archit. Code Optim. 20(2): 25:1-25:19 (2023) - [c188]Sandeep Bal, Chandra Sekhar Mummidi, Victor da Cruz Ferreira, Sudarshan Srinivasan, Sandip Kundu:
A Novel Fault-Tolerant Architecture for Tiled Matrix Multiplication. DATE 2023: 1-6 - [c187]Chandra Sekhar Mummidi, Sandip Kundu:
A Neural Network-Based Approach to Dynamic Core Morphing for AMPs. iSES 2023: 4-9 - [c186]Hanmei Yang, Xin Zhao, Jin Zhou, Wei Wang, Sandip Kundu, Bo Wu, Hui Guan, Tongping Liu:
NUMAlloc: A Faster NUMA Memory Allocator. ISMM 2023: 97-110 - [i5]Jonah O'Brien Weiss, Tiago A. O. Alves, Sandip Kundu:
EZClone: Improving DNN Model Extraction Attack via Shape Distillation from GPU Execution Profiles. CoRR abs/2304.03388 (2023) - 2022
- [j66]Manaar Alam, Sayandeep Saha, Debdeep Mukhopadhyay, Sandip Kundu:
NN-Lock: A Lightweight Authorization to Prevent IP Threats of Deep Learning Models. ACM J. Emerg. Technol. Comput. Syst. 18(3): 51:1-51:19 (2022) - [j65]Vinay C. Patil, Sandip Kundu:
Realizing Robust, Lightweight Strong PUFs for Securing Smart Grids. IEEE Trans. Consumer Electron. 68(1): 5-13 (2022) - [j64]Md. Nazmul Islam, Sandip Kundu:
Remote Device Management via Smart Contracts. IEEE Trans. Consumer Electron. 68(1): 38-46 (2022) - [c185]Jonah O'Brien Weiss, Tiago A. O. Alves, Sandip Kundu:
Hardening DNNs against Transfer Attacks during Network Compression using Greedy Adversarial Pruning. AICAS 2022: 324-327 - [c184]Chandra Sekhar Mummidi, Sandeep Bal, Brunno F. Goldstein, Sudarshan Srinivasan, Sandip Kundu:
A Highly-Efficient Error Detection Technique for General Matrix Multiplication using Tiled Processing on SIMD Architecture. ICCD 2022: 529-536 - [c183]Md. Nazmul Islam, Sandip Kundu:
A Software Approach Towards Defeating Power Management Side Channel Leakage. IOLTS 2022: 1-7 - [c182]Victor da Cruz Ferreira, Sandip Kundu, Felipe M. G. França:
Analysis of Fake News Classification for Insight into the Roles of Different Data Types. ICSC 2022: 75-82 - [c181]Victor da Cruz Ferreira, Haitham H. Esmat, Beatriz Lorenzo, Sandip Kundu, Felipe M. G. França:
Reinforcement Learning based Multi-Attribute Slice Admission Control for Next-Generation Networks in a Dynamic Pricing Environment. VTC Spring 2022: 1-5 - [i4]Jonah O'Brien Weiss, Tiago A. O. Alves, Sandip Kundu:
Hardening DNNs against Transfer Attacks during Network Compression using Greedy Adversarial Pruning. CoRR abs/2206.07406 (2022) - 2021
- [j63]Brunno F. Goldstein, Vinay C. Patil, Victor da Cruz Ferreira, Alexandre Solon Nery, Felipe M. G. França, Sandip Kundu:
Preventing DNN Model IP Theft via Hardware Obfuscation. IEEE J. Emerg. Sel. Topics Circuits Syst. 11(2): 267-277 (2021) - [j62]Tiago A. O. Alves, Leandro A. J. Marzulo, Sandip Kundu, Felipe M. G. França:
Concurrency Analysis in Dynamic Dataflow Graphs. IEEE Trans. Emerg. Top. Comput. 9(1): 44-54 (2021) - [c180]Jonathan Ponader, Kyle Thomas, Sandip Kundu, Yan Solihin:
MILR: Mathematically Induced Layer Recovery for Plaintext Space Error Correction of CNNs. DSN 2021: 75-87 - [c179]Brunno F. Goldstein, Victor da Cruz Ferreira, Sudarshan Srinivasan, Dipankar Das, Alexandre Solon Nery, Sandip Kundu, Felipe M. G. França:
A Lightweight Error-Resiliency Mechanism for Deep Neural Networks. ISQED 2021: 311-316 - 2020
- [j61]Leandro Santiago, Letícia Dias Verona, Fábio Medeiros Rangel, Fabrício Firmino de Faria, Daniel S. Menasché, Wouter Caarls, Maurício Breternitz Jr., Sandip Kundu, Priscila M. V. Lima, Felipe M. G. França:
Weightless Neural Networks as Memory Segmented Bloom Filters. Neurocomputing 416: 292-304 (2020) - [c178]Leandro Santiago de Araújo, Leandro A. J. Marzulo, Tiago A. O. Alves, Felipe M. G. França, Israel Koren, Sandip Kundu:
Building a portable deeply-nested implicit information flow tracking. CF 2020: 150-157 - [c177]Tiago A. O. Alves, Sandip Kundu:
Towards Adversarial Attack Resistant Deep Neural Networks. ESANN 2020: 49-54 - [c176]Irith Pomeranz, Sandip Kundu:
Reduced Fault Coverage as a Target for Design Scaffolding Security. IOLTS 2020: 1-6 - [c175]Vinay C. Patil, Sandip Kundu:
On Leveraging Multi-threshold FinFETs for Design Obfuscation. ISVLSI 2020: 108-113 - [c174]Brunno F. Goldstein, Sudarshan Srinivasan, Dipankar Das, Kunal Banerjee, Leandro Santiago de Araújo, Victor da Cruz Ferreira, Alexandre Solon Nery, Sandip Kundu, Felipe M. G. França:
Reliability Evaluation of Compressed Deep Learning Models. LASCAS 2020: 1-5 - [p1]Md. Nazmul Islam, Sandip Kundu:
IoT Security, Privacy and Trust in Home-Sharing Economy via Blockchain. Blockchain Cybersecurity, Trust and Privacy 2020: 33-50 - [i3]Manaar Alam, Sayandeep Saha, Debdeep Mukhopadhyay, Sandip Kundu:
Deep-Lock: Secure Authorization for Deep Neural Networks. CoRR abs/2008.05966 (2020) - [i2]Jonathan Ponader, Sandip Kundu, Yan Solihin:
MILR: Mathematically Induced Layer Recovery for Plaintext Space Error Correction of CNNs. CoRR abs/2010.14687 (2020)
2010 – 2019
- 2019
- [j60]Leandro Santiago de Araújo, Vinay C. Patil, Charles B. Prado, Tiago A. O. Alves, Leandro A. J. Marzulo, Felipe M. G. França, Sandip Kundu:
Design of Robust, High-Entropy Strong PUFs via Weightless Neural Network. J. Hardw. Syst. Secur. 3(3): 235-249 (2019) - [j59]Md. Nazmul Islam, Sandip Kundu:
Enabling IC Traceability via Blockchain Pegged to Embedded PUF. ACM Trans. Design Autom. Electr. Syst. 24(3): 36:1-36:23 (2019) - [c173]Leandro Santiago de Araújo, Vinay C. Patil, Leandro Augusto Justen Marzulo, Felipe Maia Galvão França, Sandip Kundu:
Efficient Testing of Physically Unclonable Functions for Uniqueness. ATS 2019: 117-122 - [c172]Md. Nazmul Islam, Sandip Kundu:
Remote Configuration of Integrated Circuit Features and Firmware Management via Smart Contract. Blockchain 2019: 325-331 - [c171]Leandro Santiago de Araújo, Victor da Cruz Ferreira, Brunno Figueiroa Goldstein, Alexandre Solon Nery, Leandro Augusto Justen Marzulo, Sandip Kundu, Felipe Maia Galvão França:
Hardware-Accelerated Similarity Search with Multi-Index Hashing. DASC/PiCom/DataCom/CyberSciTech 2019: 733-740 - [c170]Leandro Santiago de Araújo, Letícia Dias Verona, Fábio Medeiros Rangel, Fabrício Firmino de Faria, Daniel Sadoc Menasché, Wouter Caarls, Maurício Breternitz, Sandip Kundu, Priscila Machado Vieira Lima, Felipe Maia Galvão França:
Memory Efficient Weightless Neural Network using Bloom Filter. ESANN 2019 - [c169]Pascal Andreas Meinerzhagen, Sandip Kundu, Andres Malavasi, Trang Nguyen, Muhammad M. Khellah, James W. Tschanz, Vivek De:
Min-Delay Margin/Error Detection and Correction for Flip-Flops and Pulsed Latches in 10-nm CMOS. ESSCIRC 2019: 1-4 - [c168]Tiago A. O. Alves, Felipe M. G. França, Sandip Kundu:
MLPrivacyGuard: Defeating Confidence Information based Model Inversion Attacks on Machine Learning Systems. ACM Great Lakes Symposium on VLSI 2019: 411-415 - [c167]Sandip Kundu:
MPP Keynote 1. IPDPS Workshops 2019: 808 - [i1]Arunkumar Vijayakumar, Vinay C. Patil, Daniel E. Holcomb, Christof Paar, Sandip Kundu:
Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device- and Logic-Level Techniques. CoRR abs/1910.00981 (2019) - 2018
- [j58]Md. Nazmul Islam, Vinay C. Patil, Sandip Kundu:
On Enhancing Reliability of Weak PUFs via Intelligent Post-Silicon Accelerated Aging. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(3): 960-969 (2018) - [c166]Horacio L. França, Charles B. Prado, Vinay C. Patil, Sandip Kundu:
Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs. AsianHOST 2018: 25-30 - [c165]Md. Nazmul Islam, Sandip Kundu:
PMU-Trojan: On exploiting power management side channel for information leakage. ASP-DAC 2018: 709-714 - [c164]Anderson Luiz Sartor, Arthur Francisco Lorenzon, Sandip Kundu, Israel Koren, Antonio C. S. Beck:
Adaptive and polymorphic VLIW processor to optimize fault tolerance, energy consumption, and performance. CF 2018: 54-61 - [c163]Arman Pouraghily, Md. Nazmul Islam, Sandip Kundu, Tilman Wolf:
Poster Abstract: Privacy in Blockchain-Enabled IoT Devices. IoTDI 2018: 292-293 - [c162]Md. Nazmul Islam, Sandip Kundu:
Poster Abstract: Preserving IoT Privacy in Sharing Economy Via Smart Contract. IoTDI 2018: 296-297 - [c161]Md. Nazmul Islam, Vinay C. Patil, Sandip Kundu:
On IC traceability via blockchain. VLSI-DAT 2018: 1-4 - 2017
- [j57]Arunkumar Vijayakumar, Vinay C. Patil, Daniel E. Holcomb, Christof Paar, Sandip Kundu:
Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques. IEEE Trans. Inf. Forensics Secur. 12(1): 64-77 (2017) - [j56]Anirban Sengupta, Sandip Kundu:
Guest Editorial Securing IoT Hardware: Threat Models and Reliable, Low-Power Design Solutions. IEEE Trans. Very Large Scale Integr. Syst. 25(12): 3265-3267 (2017) - [c160]Tiago A. O. Alves, Sandip Kundu, Leandro A. J. Marzulo, Felipe M. G. França:
A resilient scheduler for dataflow execution. DFT 2017: 1-4 - [c159]Leandro Santiago, Vinay C. Patil, Charles B. Prado, Tiago A. O. Alves, Leandro A. J. Marzulo, Felipe M. G. França, Sandip Kundu:
Realizing strong PUF from weak PUF via neural computing. DFT 2017: 1-6 - [c158]Vinay C. Patil, Arunkumar Vijayakumar, Daniel E. Holcomb, Sandip Kundu:
Improving reliability of weak PUFs via circuit techniques to enhance mismatch. HOST 2017: 146-150 - [c157]Md. Nazmul Islam, Vinay C. Patil, Sandip Kundu:
A guide to graceful aging: How not to overindulge in post-silicon burn-in for enhancing reliability of weak PUF. ISCAS 2017: 1-4 - [c156]Md. Nazmul Islam, Vinay C. Patil, Sandip Kundu:
Determining proximal geolocation of IoT edge devices via covert channel. ISQED 2017: 196-202 - [c155]Pavithra Ramesh, Vinay C. Patil, Sandip Kundu:
Peer pressure on identity: On requirements for disambiguating PUFs in noisy environment. NATW 2017: 1-4 - [c154]Md. Nazmul Islam, Sandip Kundu:
An analytical model for predicting the residual life of an IC and design of residual-life meter. VTS 2017: 1-6 - 2016
- [j55]Cristiana Bolchini, Sandip Kundu, Salvatore Pontarelli:
Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Nanotechnology Joint Special Section on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE Trans. Computers 65(3): 677-678 (2016) - [j54]Vikram B. Suresh, Sandip Kundu:
Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1): 155-165 (2016) - [j53]Jian Wang, Huawei Li, Tao Lv, Tiancheng Wang, Xiaowei Li, Sandip Kundu:
Abstraction-Guided Simulation Using Markov Analysis for Functional Verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(2): 285-297 (2016) - [j52]Sudarshan Srinivasan, Nithesh kurella, Israel Koren, Sandip Kundu:
Exploring Heterogeneity within a Core for Improved Power Efficiency. IEEE Trans. Parallel Distributed Syst. 27(4): 1057-1069 (2016) - [c153]Sandip Kundu:
Managing Reliability of Integrated Circuits: Lifetime Metering and Design for Healing. ATS 2016: 227 - [c152]Md. Nazmul Islam, Sandip Kundu:
Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations. ATS 2016: 240-245 - [c151]Vinay C. Patil, Arunkumar Vijayakumar, Sandip Kundu:
On meta-obfuscation of physical layouts to conceal design characteristics. DFT 2016: 147-152 - [c150]Arunkumar Vijayakumar, Vinay C. Patil, Charles B. Prado, Sandip Kundu:
Machine learning resistant strong PUF: Possible or a pipe dream? HOST 2016: 19-24 - [c149]Sudarshan Srinivasan, Israel Koren, Sandip Kundu:
Improving performance per Watt of non-monotonic Multicore Processors via bottleneck-based online program phase classification. ICCD 2016: 528-535 - [c148]Vinay C. Patil, Arunkumar Vijayakumar, Sandip Kundu:
Preventing integrated circuit piracy via custom encoding of hardware instruction set. ISQED 2016: 234-241 - [c147]Arunkumar Vijayakumar, Vinay C. Patil, Sandip Kundu:
On testing physically unclonable functions for uniqueness. ISQED 2016: 368-373 - [c146]Md. Nazmul Islam, Sandip Kundu:
Modeling Residual Life of an IC Considering Multiple Aging Mechanisms. NATW 2016: 24-27 - [c145]Sandip Kundu, Omer Khan:
Efficient Error-Detection and Recovery Mechanisms for Reliability and Resiliency of Multicores. VLSID 2016: 12-13 - [c144]Arunkumar Vijayakumar, Vinay C. Patil, Sandip Kundu:
An Efficient Method for Clock Skew Scheduling to Reduce Peak Current. VLSID 2016: 505-510 - [c143]Sudarshan Srinivasan, Nithesh kurella, Israel Koren, Sandip Kundu:
Dynamic Reconfiguration vs. DVFS: A Comparative Study on Power Efficiency of Processors. VLSID 2016: 563-564 - 2015
- [j51]Abhisek Pan, Rance Rodrigues, Sandip Kundu:
A Hardware Framework for Yield and Reliability Enhancement in Chip Multiprocessors. ACM Trans. Embed. Comput. Syst. 14(1): 12:1-12:26 (2015) - [j50]Rance Rodrigues, Israel Koren, Sandip Kundu:
Does the Sharing of Execution Units Improve Performance/Power of Multicores? ACM Trans. Embed. Comput. Syst. 14(1): 17:1-17:24 (2015) - [j49]Saraju P. Mohanty, Sandip Kundu:
Guest Editorial: Special Section on Circuit and System Design Methodologies for Emerging Technologies. IEEE Trans. Emerg. Top. Comput. 3(4): 456-457 (2015) - [c142]Arunkumar Vijayakumar, Sandip Kundu:
A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics. DATE 2015: 653-658 - [c141]Sudarshan Srinivasan, Israel Koren, Sandip Kundu:
Online mechanism for reliability and power-efficiency management of a dynamically reconfigurable core. ICCD 2015: 327-334 - 2014
- [j48]Rance Rodrigues, Arunachalam Annamalai, Sandip Kundu:
A low-power instruction replay mechanism for design of resilient microprocessors. ACM Trans. Embed. Comput. Syst. 13(4): 85:1-85:23 (2014) - [j47]Kunal P. Ganeshpure, Sandip Kundu:
Performance-driven dynamic thermal management of MPSoC based on task rescheduling. ACM Trans. Design Autom. Electr. Syst. 19(2): 11:1-11:33 (2014) - [j46]Aida Todri-Sanial, Sandip Kundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, Arnaud Virazel:
Globally Constrained Locally Optimized 3-D Power Delivery Networks. IEEE Trans. Very Large Scale Integr. Syst. 22(10): 2131-2144 (2014) - [c140]Sudarshan Srinivasan, Nithesh kurella, Israel Koren, Rance Rodrigues, Sandip Kundu:
A runtime support mechanism for fast mode switching of a self-morphing core for power efficiency. PACT 2014: 491-492 - [c139]Tiago A. O. Alves, Leandro A. J. Marzulo, Sandip Kundu, Felipe Maia Galvão França:
Domino effect protection on dataflow error detection and recovery. DFT 2014: 147-152 - [c138]Siva Nishok Dhanuskodi, Arunkumar Vijayakumar, Sandip Kundu:
A Chaotic Ring oscillator based Random Number Generator. HOST 2014: 160-165 - [c137]Tiago A. O. Alves, Sandip Kundu, Leandro A. J. Marzulo, Felipe Maia Galvão França:
Online error detection and recovery in dataflow execution. IOLTS 2014: 9-12 - [c136]Arunkumar Vijayakumar, Vinay C. Patil, Girish Paladugu, Sandip Kundu:
On pattern generation for maximizing IR drop. ISQED 2014: 731-737 - [c135]Arunachalam Annamalai, Rance Rodrigues, Israel Koren, Sandip Kundu:
Reducing Energy per Instruction via Dynamic Resource Allocation and Voltage and Frequency Adaptation in Asymmetric Multicores. ISVLSI 2014: 436-441 - [c134]Bharath Phanibhushana, Sandip Kundu:
Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip. ISVLSI 2014: 486-491 - [c133]Arunkumar Vijayakumar, Sandip Kundu:
Glitch Power Reduction via Clock Skew Scheduling. ISVLSI 2014: 504-509 - [c132]Arunkumar Vijayakumar, Vinay C. Patil, Sandip Kundu:
On Maximizing Decoupling Capacitance of Clock-Gated Logic for Robust Power Delivery. ISVLSI 2014: 510-515 - [c131]Rance Rodrigues, Israel Koren, Sandip Kundu:
Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core. VLSID 2014: 204-209 - [c130]Raghavan Kumar, Siva Nishok Dhanuskodi, Sandip Kundu:
On Manufacturing Aware Physical Design to Improve the Uniqueness of Silicon-Based Physically Unclonable Functions. VLSID 2014: 381-386 - 2013
- [j45]Sandip Kundu, Saraju P. Mohanty, Nagarajan Ranganathan:
Guest editorial - Design methodologies for nanoelectronic digital and analogue circuits. IET Circuits Devices Syst. 7(5): 221-222 (2013) - [j44]Kunal P. Ganeshpure, Sandip Kundu:
Game theoretic approach for run-time task scheduling on an multi-processor system on chip. IET Circuits Devices Syst. 7(5): 243-252 (2013) - [j43]Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu:
A Study on the Use of Performance Counters to Estimate Power in Microprocessors. IEEE Trans. Circuits Syst. II Express Briefs 60-II(12): 882-886 (2013) - [j42]Aida Todri, Sandip Kundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, Arnaud Virazel:
A Study of Tapered 3-D TSVs for Power and Thermal Integrity. IEEE Trans. Very Large Scale Integr. Syst. 21(2): 306-319 (2013) - [c129]Arunachalam Annamalai, Rance Rodrigues, Israel Koren, Sandip Kundu:
An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs. PACT 2013: 63-72 - [c128]Rance Rodrigues, Sandip Kundu:
A low power architecture for online detection of execution errors in SMT processors. DFTS 2013: 33-38 - [c127]Vikram B. Suresh, Sandip Kundu:
Managing test coverage uncertainty due to thermal noise in nano-CMOS: A case-study on an SRAM array. ICCD 2013: 201-206 - [c126]Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu:
On dynamic polymorphing of a superscalar core for improving energy efficiency. ICCD 2013: 495-498 - [c125]Arunachalam Annamalai, Raghavan Kumar, Arunkumar Vijayakumar, Sandip Kundu:
A system-level solution for managing spatial temperature gradients in thinned 3D ICs. ISQED 2013: 88-95 - [c124]Sudarshan Srinivasan, Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu:
A study on polymorphing superscalar processor dynamically to improve power efficiency. ISVLSI 2013: 46-51 - [c123]Sudarshan Srinivasan, Raghavan Kumar, Sandip Kundu:
Program phase duration prediction and its application to fine-grain power management. ISVLSI 2013: 127-132 - [c122]Vikram B. Suresh, Sandip Kundu:
On analyzing and mitigating SRAM BER due to random thermal noise. ISVLSI 2013: 159-164 - [c121]Kunal P. Ganeshpure, Sandip Kundu:
On runtime task graph extraction in MPSoC. ISVLSI 2013: 171-176 - [c120]Vinay C. Patil, Sudarshan Srinivasan, Wayne P. Burleson, Sandip Kundu:
Impact of Clock-Gating on Power Distribution Network Using Wavelet Analysis. VLSI Design 2013: 80-85 - 2012
- [j41]Michael Buttrick, Sandip Kundu:
On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs. J. Electron. Test. 28(1): 93-101 (2012) - [j40]Omer Khan, Sandip Kundu:
Empirical model for cooperative resizing of processor structures to exploit power-performance efficiency at runtime. IET Circuits Devices Syst. 6(5): 355-365 (2012) - [j39]Aswin Sreedhar, Sandip Kundu, Israel Koren:
On Reliability Trojan Injection and Detection. J. Low Power Electron. 8(5): 674-683 (2012) - [j38]Kunal P. Ganeshpure, Alodeep Sanyal, Sandip Kundu:
A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays. IEEE Trans. Computers 61(7): 986-998 (2012) - [j37]Sudarshan Srinivasan, Kunal P. Ganeshpure, Sandip Kundu:
A Wavelet-Based Spatio-Temporal Heat Dissipation Model for Reordering of Program Phases to Produce Temperature Extremes in a Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(12): 1867-1880 (2012) - [j36]Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu:
Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing. ACM Trans. Design Autom. Electr. Syst. 18(1): 5:1-5:23 (2012) - [j35]Alodeep Sanyal, Kunal P. Ganeshpure, Sandip Kundu:
Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays. IEEE Trans. Very Large Scale Integr. Syst. 20(3): 424-436 (2012) - [c119]Rance Rodrigues, Israel Koren, Sandip Kundu:
A mechanism to verify cache coherence transactions in multicore systems. DFT 2012: 211-216 - [c118]Arunachalam Annamalai, Rance Rodrigues, Israel Koren, Sandip Kundu:
Dynamic Thread Scheduling in Asymmetric Multicores to Maximize Performance-per-Watt. IPDPS Workshops 2012: 964-971 - [c117]Sudarshan Srinivasan, Sandip Kundu:
Functional test pattern generation for maximizing temperature in 3D IC chip stack. ISQED 2012: 109-116 - [c116]