![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
Naoki Fujieda
Person information
Refine list
![note](https://dblp.org/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
- [j8]Naoki Fujieda, Shuichi Ichikawa, Ryusei Oya, Hitomi Kishibe:
Design and Implementation of an On-Line Quality Control System for Latch-Based True Random Number Generator. IEICE Trans. Inf. Syst. 106(12): 1940-1950 (2023) - [c16]Naoki Fujieda, Atsuki Okuchi:
A Novel Remote FPGA Lab Platform Using MCU-based Controller Board. TALE 2023: 1-6 - 2022
- [c15]Ryusei Oya, Naoki Fujieda
, Shuichi Ichikawa:
An HLS implementation of on-the-fly randomness test for TRNGs. CANDAR 2022: 151-157 - 2021
- [j7]Shunsuke Matsuoka, Shuichi Ichikawa
, Naoki Fujieda
:
A true random number generator that utilizes thermal noise in a programmable system-on-chip (PSoC). Int. J. Circuit Theory Appl. 49(10): 3354-3367 (2021) - [j6]Naoki Fujieda, Sogo Takashima:
An MMCM-based high-speed true random number generator for Xilinx FPGA. Int. J. Netw. Comput. 11(2): 154-171 (2021) - [c14]Naoki Fujieda
:
A Python-based evaluation framework for stochastic computing circuits on FPGA SoC. CANDAR (Workshops) 2021: 81-86 - 2020
- [j5]Naoki Fujieda
, Masaaki Takeda, Shuichi Ichikawa
:
An Analysis of DCM-Based True Random Number Generator. IEEE Trans. Circuits Syst. II Express Briefs 67-II(6): 1109-1113 (2020) - [c13]Naoki Fujieda
:
On the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs. FPL 2020: 103-108 - [c12]Naoki Fujieda
, Sogo Takashima:
Enhanced use of mixed-mode clock manager for coherent sampling-based true random number generator. CANDAR (Workshops) 2020: 197-203
2010 – 2019
- 2019
- [c11]Naoki Fujieda
, Hitomi Kishibe, Shuichi Ichikawa:
A light-weight implementation of latch-based true random number generator. IWCMC 2019: 901-906 - 2018
- [j4]Naoki Fujieda
, Shuichi Ichikawa:
A latch-latch composition of metastability-based true random number generator for Xilinx FPGAs. IEICE Electron. Express 15(10): 20180386 (2018) - [j3]Naoki Fujieda
, Kiyohiro Sato, Ryodai Iwamoto, Shuichi Ichikawa:
Evaluation of Register Number Abstraction for Enhanced Instruction Register Files. IEICE Trans. Inf. Syst. 101-D(6): 1521-1531 (2018) - [c10]Hiroki Fujita, Naoki Fujieda, Shuichi Ichikawa:
An Analysis on Randomness of Path ORAM for Light-Weight Implementation. CANDAR Workshops 2018: 163-165 - [c9]Naoki Fujieda
, Yusuke Ayuzawa, Masato Hongo, Shuichi Ichikawa:
A Multiple Clock Domain Design of High-radix Montgomery Multiplication for Simplicity. TENCON 2018: 1489-1492 - 2017
- [j2]Naoki Fujieda, Ryo Yamauchi, Hiroki Fujita, Shuichi Ichikawa:
A Virtual Cache for Overlapped Memory Accesses of Path ORAM. Int. J. Netw. Comput. 7(2): 106-123 (2017) - [c8]Yoshiki Ishigaki, Naoki Fujieda, Yuumi Matsuoka, Kazuki Uyama, Shuichi Ichikawa:
An Obfuscated Hardwired Sequence Control System Generated by High Level Synthesis. CANDAR 2017: 323-325 - [c7]Naoki Fujieda
, Shuichi Ichikawa, Yoshiki Ishigaki, Tasuku Tanaka:
Evaluation of the hardwired sequence control system generated by high-level synthesis. ISIE 2017: 1261-1267 - 2016
- [j1]Naoki Fujieda
, Tasuku Tanaka, Shuichi Ichikawa:
Design and implementation of instruction indirection for embedded software obfuscation. Microprocess. Microsystems 45: 115-128 (2016) - [c6]Naoki Fujieda
, Ryo Yamauchi, Shuichi Ichikawa:
Last Path Caching: A Simple Way to Remove Redundant Memory Accesses of Path ORAM. CANDAR 2016: 347-353 - 2015
- [c5]Naoki Fujieda
, Kiyohiro Sato, Shuichi Ichikawa:
A Complement to Enhanced Instruction Register File against Embedded Software Falsification. PPREW@ACSAC 2015: 3:1-3:7 - 2013
- [c4]Naoki Fujieda, Shuichi Ichikawa:
An XOR-Based Approach to Merging Entries for Instruction Register Files. CANDAR 2013: 332-337 - 2012
- [c3]Shinya Takamaeda-Yamazaki, Shintaro Sano, Yoshito Sakaguchi, Naoki Fujieda, Kenji Kise:
ScalableCore System: A Scalable Many-Core Simulator by Employing over 100 FPGAs. ARC 2012: 138-150 - 2011
- [c2]Naoki Fujieda, Kenji Kise:
A Partitioning Method of Cooperative Caching with Hit Frequency Counters for Many-Core Processors. ICNC 2011: 160-165 - [c1]Mochamad Asri, Naoki Fujieda, Kenji Kise:
Rethinking processor instruction fetch: Inefficiencies-cracking mechanism. ISOCC 2011: 207-210
Coauthor Index
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:57 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint