default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJordi Cortadella
Person information
- affiliation: Polytechnic University of Catalonia, Barcelona, Spain
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j65]Lorenzo Lagostina
, Filippo Minnella, Jordi Cortadella, Mario R. Casu, Mihai T. Lazarescu, Luciano Lavagno:
Mix & Latch: Comparison With State-of-the-Art Retiming on a RISC-V Benchmark. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(7): 2229-2233 (2024)- 2023
- [j64]Filippo Minnella, Jordi Cortadella, Mario R. Casu, Mihai T. Lazarescu, Luciano Lavagno:
Mix & Latch: An Optimization Flow for High-Performance Designs With Single-Clock Mixed-Polarity Latches and Flip-Flops. IEEE Access 11: 35830-35840 (2023) - [j63]Viktor Teren, Jordi Cortadella, Tiziano Villa:
Generation of synchronizing state machines from a transition system: A region-based approach. Int. J. Appl. Math. Comput. Sci. 33(1) (2023) - [c133]Viktor Teren, Jordi Cortadella, Tiziano Villa:
Seto: A Framework for the Decomposition of Petri Nets and Transition Systems. DSD 2023: 669-677 - [c132]Jiahui Xu, Emmet Murphy, Jordi Cortadella, Lana Josipovic:
Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking. FPGA 2023: 27-37 - 2022
- [j62]Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu:
Fast Energy-Optimal Multikernel DNN-Like Application Allocation on Multi-FPGA Platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(4): 1186-1190 (2022) - [j61]Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. ACM Trans. Reconfigurable Technol. Syst. 15(1): 4:1-4:32 (2022) - [c131]Viktor Teren, Jordi Cortadella, Tiziano Villa:
Decomposition of transition systems into sets of synchronizing Free-choice Petri Nets. DSD 2022: 165-173 - 2021
- [j60]Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu:
CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(2): 301-314 (2021) - [j59]Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit, Marc Galceran Oms, Ferran Martorell:
Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(12): 2542-2555 (2021) - [c130]Viktor Teren, Jordi Cortadella, Tiziano Villa:
Decomposition of transition systems into sets of synchronizing state machines. DSD 2021: 77-81 - [i1]Viktor Teren, Jordi Cortadella, Tiziano Villa:
Decomposition of transition systems into sets of synchronizing state machines. CoRR abs/2106.13852 (2021) - 2020
- [j58]Juan Segarra, Jordi Cortadella, Ruben Gran Tejero, Víctor Viñals Yúfera:
Automatic Safe Data Reuse Detection for the WCET Analysis of Systems With Data Caches. IEEE Access 8: 192379-192392 (2020) - [j57]Lucas Machado, Jordi Cortadella:
Support-Reducing Decomposition for FPGA Mapping. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(1): 213-224 (2020) - [j56]Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu:
Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms. IEEE Trans. Circuits Syst. 67-II(12): 3073-3077 (2020) - [c129]Anna Bernasconi, Valentina Ciriani, Jordi Cortadella, Tiziano Villa:
Computing the full quotient in bi-decomposition by approximation. DATE 2020: 580-585 - [c128]Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. FPGA 2020: 186-196 - [c127]Maicon Schneider Cardoso, Andrei A. O. Bubolz, Jordi Cortadella, Leomar Rosa, Felipe S. Marques:
Transistor Placement for Automatic Cell Synthesis through Boolean Satisfiability. ISCAS 2020: 1-5
2010 – 2019
- 2019
- [j55]Jordi Petit, Salvador Roura, Josep Carmona, Jordi Cortadella, Jordi Duch, Omer Giménez, Anaga Mani, Jan Mas, Enric Rodríguez-Carbonell, Enric Rubio, Enric de San Pedro, Divya Venkataramani:
Corrections to "Jutge.org: Characteristics and Experiences". IEEE Trans. Learn. Technol. 12(2): 290 (2019) - [c126]Alberto Moreno, Danil Sokolov, Jordi Cortadella:
Synthesis from Waveform Transition Graphs. ASYNC 2019: 60-67 - [c125]Junnan Shan, Mario R. Casu, Jordi Cortadella, Luciano Lavagno, Mihai T. Lazarescu:
Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms. DAC 2019: 3 - [c124]Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit, Marc Galceran Oms, Ferran Martorell:
RTL-Aware Dataflow-Driven Macro Placement. DATE 2019: 186-191 - [p1]Jordi Cortadella:
From Nets to Circuits and from Circuits to Nets. Carl Adam Petri: Ideas, Personality, Impact 2019: 227-232 - 2018
- [j54]Alberto Moreno, Jordi Cortadella:
State-Based Encoding of Large Asynchronous Controllers. IEEE Access 6: 61503-61518 (2018) - [j53]Jordi Petit, Salvador Roura, Josep Carmona, Jordi Cortadella, Jordi Duch, Omer Giménez, Anaga Mani, Jan Mas, Enric Rodríguez-Carbonell, Enric Rubio, Enric de San Pedro, Divya Venkataramani:
Jutge.org: Characteristics and Experiences. IEEE Trans. Learn. Technol. 11(3): 321-333 (2018) - [c123]Alberto Moreno, Jordi Cortadella:
State Encoding of Asynchronous Controllers Using Pseudo-Boolean Optimization. ASYNC 2018: 9-16 - 2017
- [c122]Andrey Mokhov, Jordi Cortadella, Alessandro de Gennaro:
Process Windows. ACSD 2017: 86-95 - [c121]Jordi Cortadella, Jordi Petit:
A hierarchical mathematical model for automatic pipelining and allocation using elastic systems. ACSSC 2017: 115-120 - [c120]Jordi Cortadella, Alberto Moreno, Danil Sokolov, Alex Yakovlev, David Lloyd:
Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours. ASYNC 2017: 73-74 - [c119]Alberto Moreno, Jordi Cortadella:
Synthesis of All-Digital Delay Lines. ASYNC 2017: 75-82 - [c118]Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit:
Under-the-Cell Routing to Improve Manufacturability. ACM Great Lakes Symposium on VLSI 2017: 125-130 - [c117]Lucas Machado, Jordi Cortadella:
Boolean Decomposition for AIG Optimization. ACM Great Lakes Symposium on VLSI 2017: 143-148 - [c116]Lucas Machado, Antoni Roca Perez, Jordi Cortadella:
Voltage Noise Analysis with Ring Oscillator Clocks. ISVLSI 2017: 1-6 - 2016
- [j52]Palkesh Jain, Jordi Cortadella, Sachin S. Sapatnekar:
A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects. IEEE Trans. Very Large Scale Integr. Syst. 24(6): 2345-2358 (2016) - [c115]Jordi Cortadella, Marc Lupon, Alberto Moreno, Antoni Roca, Sachin S. Sapatnekar:
Ring Oscillator Clocks and Margins. ASYNC 2016: 19-26 - [c114]Javier de San Pedro, Thomas Bourgeat, Jordi Cortadella:
Specification Mining for Asynchronous Controllers. ASYNC 2016: 107-114 - [c113]Javier de San Pedro, Jordi Cortadella:
Discovering Duplicate Tasks in Transition Systems for the Simplification of Process Models. BPM 2016: 108-124 - [c112]Javier de San Pedro, Jordi Cortadella:
Mining structured petri nets for the visualization of process behavior. SAC 2016: 839-846 - 2015
- [j51]Jordi Cortadella, Marc Galceran Oms, Michael Kishinevsky, Sachin S. Sapatnekar:
RTL Synthesis: From Logic Synthesis to Automatic Pipelining. Proc. IEEE 103(11): 2061-2075 (2015) - [j50]Marco Cannizzaro, Salomon Beer, Jordi Cortadella, Ran Ginosar, Luciano Lavagno:
SafeRazor: Metastability-Robust Adaptive Clocking in Resilient Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(9): 2238-2247 (2015) - [c111]Palkesh Jain, Sachin S. Sapatnekar, Jordi Cortadella:
A retargetable and accurate methodology for logic-IP-internal electromigration assessment. ASP-DAC 2015: 346-351 - [c110]Javier de San Pedro, Josep Carmona, Jordi Cortadella:
Log-Based Simplification of Process Models. BPM 2015: 457-474 - [c109]Jordi Cortadella, Luciano Lavagno, Pedro Lopez, Marc Lupon, Alberto Moreno, Antoni Roca, Sachin S. Sapatnekar:
Reactive clocks with variability-tracking jitter. ICCD 2015: 511-518 - [c108]Palkesh Jain, Sachin S. Sapatnekar, Jordi Cortadella:
Stochastic and topologically aware electromigration analysis for clock skew. IRPS 2015: 3 - 2014
- [j49]Jordi Cortadella, Jordi Petit, Sergio Gómez, Francesc Moll:
A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(3): 409-422 (2014) - [j48]Josep Carmona, Jordi Cortadella:
Process Discovery Algorithms Using Numerical Abstract Domains. IEEE Trans. Knowl. Data Eng. 26(12): 3064-3076 (2014) - [c107]Salomon Beer, Marco Cannizzaro, Jordi Cortadella, Ran Ginosar, Luciano Lavagno:
Metastability in Better-Than-Worst-Case Designs. ASYNC 2014: 101-102 - [c106]Giorgos Dimitrakopoulos, I. Seitanidis, Anastasios Psarras, K. Tsiouris, Pavlos M. Mattheakis, Jordi Cortadella:
Hardware primitives for the synthesis of multithreaded elastic systems. DATE 2014: 1-4 - [c105]Javier de San Pedro, Jordi Cortadella, Antoni Roca:
A hierarchical approach for generating regular floorplans. ICCAD 2014: 655-662 - 2013
- [j47]Ferdinand Peper, Jia Lee, Josep Carmona, Jordi Cortadella, Kenichi Morita:
Brownian Circuits: Fundamentals. ACM J. Emerg. Technol. Comput. Syst. 9(1): 3:1-3:24 (2013) - [j46]Nikita Nikitin, Javier de San Pedro, Jordi Cortadella:
Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(10): 1569-1582 (2013) - [j45]Jordi Cortadella:
Area-Optimal Transistor Folding for 1-D Gridded Cell Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(11): 1708-1721 (2013) - [c104]Jordi Cortadella, Javier de San Pedro, Nikita Nikitin, Jordi Petit:
Physical-aware system-level design for tiled hierarchical chip multiprocessors. ISPD 2013: 3-10 - [c103]Javier de San Pedro, Nikita Nikitin, Jordi Cortadella, Jordi Petit:
Physical planning for the architectural exploration of large-scale chip multiprocessors. NOCS 2013: 1-2 - 2012
- [c102]Nikita Nikitin, Jordi Cortadella:
Static Task Mapping for Tiled Chip Multiprocessors with Multiple Voltage Islands. ARCS 2012: 50-62 - [c101]Nikita Nikitin, Javier de San Pedro, Josep Carmona, Jordi Cortadella:
Analytical Performance Modeling of Hierarchical Interconnect Fabrics. NOCS 2012: 107-114 - [c100]Javier de San Pedro, Josep Carmona, Jordi Cortadella, Jordi Petit:
Integrating formal verification in an online judge for e-Learning logic circuit design. SIGCSE 2012: 451-456 - 2011
- [j44]Josep Carmona, Jorge Júlvez, Jordi Cortadella, Michael Kishinevsky:
A Scheduling Strategy for Synchronous Elastic Designs. Fundam. Informaticae 108(1-2): 1-21 (2011) - [j43]Marc Galceran Oms, Alexander Gotmanov, Jordi Cortadella, Michael Kishinevsky:
Microarchitectural Transformations Using Elasticity. ACM J. Emerg. Technol. Comput. Syst. 7(4): 18:1-18:24 (2011) - 2010
- [j42]Jorge Júlvez, Jordi Cortadella, Michael Kishinevsky:
On the Performance Evaluation of Multi-Guarded Marked Graphs with Single-Server Semantics. Discret. Event Dyn. Syst. 20(3): 377-407 (2010) - [j41]Josep Carmona, Jordi Cortadella, Michael Kishinevsky:
New Region-Based Algorithms for Deriving Bounded Petri Nets. IEEE Trans. Computers 59(3): 371-384 (2010) - [c99]Marc Galceran Oms, Jordi Cortadella, Dmitry Bufistov, Michael Kishinevsky:
Automatic microarchitectural pipelining. DATE 2010: 961-964 - [c98]Marc Galceran Oms, Jordi Cortadella, Michael Kishinevsky:
Symbolic performance analysis of elastic systems. ICCAD 2010: 778-785 - [c97]Jordi Cortadella, Marc Galceran Oms, Michael Kishinevsky:
Elastic systems. MEMOCODE 2010: 149-158 - [c96]Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Michael Kishinevsky, Ümit Y. Ogras:
Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing. NOCS 2010: 125-134 - [c95]Josep Carmona, Jordi Cortadella:
Process Mining Meets Abstract Interpretation. ECML/PKDD (1) 2010: 184-199
2000 – 2009
- 2009
- [j40]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
A Recursive Paradigm to Solve Boolean Relations. IEEE Trans. Computers 58(4): 512-527 (2009) - [j39]Josep Carmona, Jordi Cortadella, Michael Kishinevsky, Alexander Taubin:
Elastic Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(10): 1437-1455 (2009) - [j38]Jordi Cortadella, Alexander Taubin:
Guest Editorial: Special Section on Asynchronous Circuits and Systems. IEEE Trans. Very Large Scale Integr. Syst. 17(7): 853-854 (2009) - [c94]Josep Carmona, Jorge Júlvez, Jordi Cortadella, Michael Kishinevsky:
Scheduling Synchronous Elastic Designs. ACSD 2009: 52-59 - [c93]Josep Carmona, Jordi Cortadella, Michael Kishinevsky:
Genet: A Tool for the Synthesis and Mining of Petri Nets. ACSD 2009: 181-185 - [c92]Josep Carmona, Jordi Cortadella, Michael Kishinevsky:
Divide-and-Conquer Strategies for Process Mining. BPM 2009: 327-343 - [c91]Emre Tuncer, Jordi Cortadella, Luciano Lavagno:
Enabling adaptability through elastic clocks. DAC 2009: 8-10 - [c90]Dmitry Bufistov, Jordi Cortadella, Marc Galceran Oms, Jorge Júlvez, Michael Kishinevsky:
Retiming and recycling for elastic systems with early evaluation. DAC 2009: 288-291 - [c89]Marc Galceran Oms, Jordi Cortadella, Michael Kishinevsky:
Speculation in elastic systems. DAC 2009: 292-295 - [c88]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
Variable-latency design by function speculation. DATE 2009: 1704-1709 - [c87]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
Timing-driven N-way decomposition. ACM Great Lakes Symposium on VLSI 2009: 363-368 - [c86]Jonas Casanova, Jordi Cortadella:
Multi-level clustering for clock skew optimization. ICCAD 2009: 547-554 - [c85]Nikita Nikitin, Jordi Cortadella:
A performance analytical model for Network-on-Chip with constant service time routers. ICCAD 2009: 571-578 - 2008
- [j37]Josep Carmona, Jordi Cortadella, Yousuke Takada, Ferdinand Peper:
Formal methods for the analysis and synthesis of nanometer-scale cellular arrays. ACM J. Emerg. Technol. Comput. Syst. 4(2): 8:1-8:27 (2008) - [j36]Josep Carmona, Jordi Cortadella:
Encoding Large Asynchronous Controllers With ILP Techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(1): 20-33 (2008) - [j35]Jordi Cortadella, Michael Kishinevsky, Dmitry Bufistov, Josep Carmona, Jorge Júlvez:
Elasticity and Petri Nets. Trans. Petri Nets Other Model. Concurr. 1: 221-249 (2008) - [c84]Michael Kishinevsky, Jordi Cortadella:
Time elastic digital systems and Petri Nets. ACSD 2008: 1-2 - [c83]Josep Carmona, Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexandre Yakovlev:
A Symbolic Algorithm for the Synthesis of Bounded Petri Nets. Petri Nets 2008: 92-111 - [c82]Josep Carmona, Jordi Cortadella, Michael Kishinevsky:
A Region-Based Algorithm for Discovering Petri Nets from Event Logs. BPM 2008: 358-373 - [c81]Timothy Kam, Michael Kishinevsky, Jordi Cortadella, Marc Galceran Oms:
Correct-by-construction microarchitectural pipelining. ICCAD 2008: 434-441 - [c80]Dmitry Bufistov, Jorge Júlvez, Jordi Cortadella:
Performance optimization of elastic systems using buffer resizing and buffer insertion. ICCAD 2008: 442-448 - [c79]Kyller Costa Gorgônio, Jordi Cortadella:
Hardware Synthesis for Asynchronous Communications Mechanisms. SCCC 2008: 135-143 - 2007
- [j34]Alexander Taubin, Jordi Cortadella, Luciano Lavagno, Alex Kondratyev, Ad M. G. Peeters:
Design Automation of Real-Life Asynchronous Devices and Systems. Found. Trends Electron. Des. Autom. 2(1): 1-133 (2007) - [j33]Robert Clarisó, Jordi Cortadella:
Verification of Concurrent Systems with Parametric Delays Using Octahedra. Fundam. Informaticae 78(1): 1-33 (2007) - [j32]Kyller Costa Gorgônio, Jordi Cortadella, Fei Xia, Alexandre Yakovlev:
Automating Synthesis of Asynchronous Communication Mechanisms. Fundam. Informaticae 78(1): 75-100 (2007) - [j31]Robert Clarisó, Jordi Cortadella:
The octahedron abstract domain. Sci. Comput. Program. 64(1): 115-139 (2007) - [c78]Kyller Costa Gorgônio, Jordi Cortadella, Fei Xia:
A Compositional Method for the Synthesis of Asynchronous Communication Mechanisms. ICATPN 2007: 144-163 - [c77]Jordi Cortadella, Michael Kishinevsky:
Synchronous Elastic Circuits with Early Evaluation and Token Counterflow. DAC 2007: 416-419 - [c76]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
Layout-aware gate duplication and buffer insertion. DATE 2007: 1367-1372 - [c75]Dmitry Bufistov, Jordi Cortadella, Michael Kishinevsky, Sachin S. Sapatnekar:
A general model for performance optimization of sequential systems. ICCAD 2007: 362-369 - 2006
- [j30]Josep Carmona, José Manuel Colom, Jordi Cortadella, Fernando García-Vallés:
Synthesis of asynchronous controllers using integer linear programming. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(9): 1637-1651 (2006) - [j29]Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Christos P. Sotiriou:
Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(10): 1904-1921 (2006) - [c74]Michael Kishinevsky, Jordi Cortadella, Bill Grundmann, Sava Krstic, John O'Leary:
Synchronous Elastic Circuits. CSR 2006: 3-5 - [c73]Jordi Cortadella, Michael Kishinevsky, Bill Grundmann:
Synthesis of synchronous elastic architectures. DAC 2006: 657-662 - [c72]Josep Carmona, Jordi Cortadella:
State encoding of large asynchronous controllers. DAC 2006: 939-944 - [c71]Sava Krstic, Jordi Cortadella, Michael Kishinevsky, John O'Leary:
Synchronous Elastic Networks. FMCAD 2006: 19-30 - [c70]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
Dominator-based partitioning for delay optimization. ACM Great Lakes Symposium on VLSI 2006: 67-72 - [c69]Jorge Júlvez, Jordi Cortadella, Michael Kishinevsky:
Performance analysis of concurrent systems with early evaluation. ICCAD 2006: 448-455 - [c68]Josep Carmona, Jordi Cortadella, Yousuke Takada, Ferdinand Peper:
From molecular interactions to gates: a systematic approach. ICCAD 2006: 891-898 - 2005
- [j28]Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, Yosinori Watanabe:
Quasi-static scheduling of independent tasks for reactive systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(10): 1492-1514 (2005) - [c67]Robert Clarisó, Jordi Cortadella:
Verification of Concurrent Systems with Parametric Delays Using Octahedra. ACSD 2005: 122-131 - [c66]Jordi Cortadella, Kyller Costa Gorgônio, Fei Xia, Alexandre Yakovlev:
Automating Synthesis of Asynchronous Communication Mechanisms. ACSD 2005: 166-175 - [c65]Robert Clarisó, Enric Rodríguez-Carbonell, Jordi Cortadella:
Derivation of Non-structural Invariants of Petri Nets Using Abstract Interpretation. ICATPN 2005: 188-207 - 2004
- [j27]Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Alexander Taubin, Yosinori Watanabe:
Quasi-static Scheduling for Concurrent Architectures. Fundam. Informaticae 62(2): 171-196 (2004) - [c64]Robert Clarisó, Jordi Cortadella:
Verification of timed circuits with symbolic delays. ASP-DAC 2004: 628-633 - [c63]Ivan Blunno, Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Kelvin Lwin, Christos P. Sotiriou:
Handshake Protocols for De-Synchronization. ASYNC 2004: 149-158 - [c62]David Bañeres, Jordi Cortadella, Michael Kishinevsky:
A recursive paradigm to solve Boolean relations. DAC 2004: 416-421 - [c61]Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Kelvin Lwin, Christos P. Sotiriou:
From Synchronous to Asynchronous: An Automatic Approach. DATE 2004: 1368-1369 - [c60]Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Christos P. Sotiriou:
Coping with The Variability of Combinational Logic Delays. ICCD 2004: 505-508 - [c59]Robert Clarisó, Jordi Cortadella:
The Octahedron Abstract Domain. SAS 2004: 312-327 - [c58]Peter A. Beerel, Jordi Cortadella, Alex Kondratyev:
Bridging the Gap between Asynchronous Design and Designers. VLSI Design 2004: 18-20 - [c57]