BibTeX record conf/isvlsi/BoseGM16

download as .bib file

@inproceedings{DBLP:conf/isvlsi/BoseGM16,
  author       = {Avik Bose and
                  Prasun Ghosal and
                  Saraju P. Mohanty},
  title        = {{STA:} {A} Highly Scalable Low Latency Butterfly Fat Tree Based 3D
                  NoC Design},
  booktitle    = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2016, Pittsburgh,
                  PA, USA, July 11-13, 2016},
  pages        = {496--501},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/ISVLSI.2016.127},
  doi          = {10.1109/ISVLSI.2016.127},
  timestamp    = {Fri, 24 Mar 2023 00:02:41 +0100},
  biburl       = {https://dblp.org/rec/conf/isvlsi/BoseGM16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.