BibTeX record conf/vlsic/StepanovicN12

download as .bib file

@inproceedings{DBLP:conf/vlsic/StepanovicN12,
  author       = {Dusan Stepanovic and
                  Borivoje Nikolic},
  title        = {A 2.8GS/s 44.6mW time-interleaved {ADC} achieving 50.9dB {SNDR} and
                  3dB effective resolution bandwidth of 1.5GHz in 65nm {CMOS}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2012, Honolulu, HI, USA, June
                  13-15, 2012},
  pages        = {84--85},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/VLSIC.2012.6243801},
  doi          = {10.1109/VLSIC.2012.6243801},
  timestamp    = {Fri, 27 Mar 2020 08:47:01 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsic/StepanovicN12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.