BibTeX record conf/vlsic/YabuuchiSSITTN16

• > Home > conf/vlsic/YabuuchiSSITTN16

@inproceedings{DBLP:conf/vlsic/YabuuchiSSITTN16,
  author       = {Makoto Yabuuchi and
                  Yohei Sawada and
                  Toshiaki Sano and
                  Yuichiro Ishii and
                  Shinji Tanaka and
                  Miki Tanaka and
                  Koji Nii},
  title        = {A 6.05-Mb/mm\({}^{\mbox{2}}\) 16-nm FinFET double pumping 1W1R 2-port
                  {SRAM} with 313 ps read access time},
  booktitle    = {2016 {IEEE} Symposium on {VLSI} Circuits, {VLSIC} 2016, Honolulu,
                  HI, USA, June 15-17, 2016},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/VLSIC.2016.7573460},
  doi          = {10.1109/VLSIC.2016.7573460},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/YabuuchiSSITTN16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}