BibTeX record conf/vlsid/ShiRB97

download as .bib file

@inproceedings{DBLP:conf/vlsid/ShiRB97,
  author       = {Jianzhong Shi and
                  Akash Randhar and
                  Dinesh Bhatia},
  title        = {Macro Block Based {FPGA} Floorplanning},
  booktitle    = {10th International Conference on {VLSI} Design {(VLSI} Design 1997),
                  4-7 January 1997, Hyderabad, India},
  pages        = {21--26},
  publisher    = {{IEEE} Computer Society},
  year         = {1997},
  url          = {https://doi.org/10.1109/ICVD.1997.567955},
  doi          = {10.1109/ICVD.1997.567955},
  timestamp    = {Fri, 24 Mar 2023 00:04:00 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/ShiRB97.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.