BibTeX record journals/jssc/FluhrBBBDDEFGGGHJKMNPPPRRSSSSSDWWZ15

download as .bib file

@article{DBLP:journals/jssc/FluhrBBBDDEFGGGHJKMNPPPRRSSSSSDWWZ15,
  author    = {Eric J. Fluhr and
               Steve Baumgartner and
               David W. Boerstler and
               John F. Bulzacchelli and
               Timothy Diemoz and
               Daniel Dreps and
               George English and
               Joshua Friedrich and
               Anne Gattiker and
               Tilman Gloekler and
               Christopher J. Gonzalez and
               Jason Hibbeler and
               Keith A. Jenkins and
               Yong Kim and
               Paul Muench and
               Ryan Nett and
               Jose Paredes and
               Juergen Pille and
               Donald W. Plass and
               Phillip Restle and
               Raphael Robertazzi and
               David Shan and
               David W. Siljenberg and
               Michael A. Sperling and
               Kevin G. Stawiasz and
               Gregory S. Still and
               Zeynep Toprak Deniz and
               James D. Warnock and
               Glen A. Wiedemeier and
               Victor V. Zyuban},
  title     = {The 12-Core POWER8{\texttrademark} Processor With 7.6 Tb/s {IO} Bandwidth,
               Integrated Voltage Regulation, and Resonant Clocking},
  journal   = {J. Solid-State Circuits},
  volume    = {50},
  number    = {1},
  pages     = {10--23},
  year      = {2015},
  url       = {https://doi.org/10.1109/JSSC.2014.2358553},
  doi       = {10.1109/JSSC.2014.2358553},
  timestamp = {Fri, 26 May 2017 22:54:57 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/jssc/FluhrBBBDDEFGGGHJKMNPPPRRSSSSSDWWZ15},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of Schloss Dagstuhl - Leibniz Center for Informatics