"Towards Safe and Efficient Analog Circuit Design: Active Learning for ..."

Sezin Kircali Ata et al. (2024)

> Home

Details and statistics

DOI: 10.1109/APCCAS62602.2024.10808909

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/AtaKJCYAFJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/AtaKJCYAFJ24
Sezin Kircali Ata, Zhi-Hui Kong, Anusha James, Lile Cai, Kiat Seng Yeo, Khin Mi Mi Aung, Chuan Sheng Foo, Ashish James:
Towards Safe and Efficient Analog Circuit Design: Active Learning for Feasibility Region Exploration. APCCAS 2024: 193-197

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.