"An 8T SRAM cell with column-based dynamic supply voltage for bit-interleaving."

Anh-Tuan Do et al. (2010)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2010.5774810

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/DoYLLK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/DoYLLK10
Anh-Tuan Do, Kiat Seng Yeo, Jeremy Yung Shern Low, Joshua Yung Lih Low, Zhi-Hui Kong:
An 8T SRAM cell with column-based dynamic supply voltage for bit-interleaving. APCCAS 2010: 704-707

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.