"ASIC design of a low-complexity K-best Viterbi decoder for IoT applications."

Hiromasa Kato, Thi Hong Tran, Yasuhiko Nakashima (2016)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2016.7803985

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/KatoTN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/KatoTN16
Hiromasa Kato, Thi Hong Tran, Yasuhiko Nakashima:
ASIC design of a low-complexity K-best Viterbi decoder for IoT applications. APCCAS 2016: 396-399

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.