


default search action
"An Efficient FPGA Accelerator Design for Optimized CNNs Using OpenCL."
Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele (2019)
- Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele:

An Efficient FPGA Accelerator Design for Optimized CNNs Using OpenCL. ARCS 2019: 236-249

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













