"A 10-Bit, 50 MS/s, 55 fJ/conversion-step SAR ADC with split capacitor array."

Seong Jin Cho et al. (2011)

Details and statistics

DOI: 10.1109/ASICON.2011.6157224

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics