"A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and ..."

Sho Ikeda et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2014.6742855

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/IkedaKLIIM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/IkedaKLIIM14
Sho Ikeda, Tatsuya Kamimura, Sang-yeop Lee, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu:
A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor. ASP-DAC 2014: 23-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.