"LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient ..."

Yanyue Xie et al. (2025)

> Home

Details and statistics

DOI: 10.1145/3658617.3697687

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/XieLDHLL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/XieLDHLL25
Yanyue Xie, Zhengang Li, Dana Diaconu, Suranga Handagala, Miriam Leeser, Xue Lin:
LUTMUL: Exceed Conventional FPGA Roofline Limit by LUT-based Efficient Multiplication for Neural Network Inference. ASP-DAC 2025: 713-719

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.