"A Power and Area Efficient 2.5-16 Gbps Gen4 PCIe PHY in 10nm FinFET CMOS."

Shenggao Li et al. (2018)
a service of Schloss Dagstuhl - Leibniz Center for Informatics